

Arijit Karmakar · Valentijn De Smedt ·
Paul Leroux

Integrated Time-Based Signal Processing Circuits for Harsh Radiation Environments

Synthesis Lectures on Engineering, Science, and Technology

The focus of this series is general topics, and applications about, and for, engineers and scientists on a wide array of applications, methods and advances. Most titles cover subjects such as professional development, education, and study skills, as well as basic introductory undergraduate material and other topics appropriate for a broader and less technical audience.

Arijit Karmakar · Valentijn De Smedt ·
Paul Leroux

Integrated Time-Based Signal Processing Circuits for Harsh Radiation Environments



Arijit Karmakar
IMEC-Ghent University
Ghent, Belgium

Valentijn De Smedt
KU Leuven
Geel, Belgium

Paul Leroux
KU Leuven
Geel, Belgium

ISSN 2690-0300 ISSN 2690-0327 (electronic)
Synthesis Lectures on Engineering, Science, and Technology
ISBN 978-3-031-40619-5 ISBN 978-3-031-40620-1 (eBook)
<https://doi.org/10.1007/978-3-031-40620-1>

© The Editor(s) (if applicable) and The Author(s), under exclusive license to Springer Nature Switzerland AG 2024

This work is subject to copyright. All rights are solely and exclusively licensed by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed.

The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

The publisher, the authors, and the editors are safe to assume that the advice and information in this book are believed to be true and accurate at the date of publication. Neither the publisher nor the authors or the editors give a warranty, expressed or implied, with respect to the material contained herein or for any errors or omissions that may have been made. The publisher remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

This Springer imprint is published by the registered company Springer Nature Switzerland AG
The registered company address is: Gewerbestrasse 11, 6330 Cham, Switzerland

Paper in this product is recyclable.

Preface

This research primarily focuses on designing and implementing new architectures for integrated data converters based on time-based signal processing for critical reliability applications in harsh radiation environments. The radiation-hardened integrated circuits (ICs) were developed anticipating high radiation tolerance levels, particularly suited for high-energy physics (HEP) experiments, critical long-term space missions, and future nuclear-operated power plants. Mixed-signal interfaces like sensor readouts (resistive, capacitive, etc.) and clock interfaces are integral parts of various such critical applications, requiring assurance of reliable operation. In the presence of ionizing radiation, total ionizing dose (TID) effects arise due to long-term exposure, gradually changing the threshold voltage, charge carrier mobility, and leakage current of complementary metal-oxide-semiconductor (CMOS) transistors, which affects the performance of analog circuits. Single-event effects (SEEs) are instantaneous disturbances from charge deposition in the silicon (Si) when a charged particle strikes a sensitive node. In typical voltage- or current-based signal processing, the analog-to-digital converters (ADCs) comprise multiple voltage amplifiers, integrators, and comparators, the performance of which is significantly degraded by TID. Although TID effects can be minimized using smaller technology nodes (thin gate oxides), the impact of SEEs increases considerably. Time-based circuits designed in scaled CMOS technologies are relatively robust to TID. Also, in harsh radiation environments, time-based techniques make it easier to counter SEEs by employing various radiation-hardened-by-design (RHBD) techniques (majority voters, functional redundancy, C-element, etc.). The symbiosis between scaled technologies and RHBD techniques works to the advantage of time-based signal processing over voltage-domain signal processing.

As a part of this research, three CMOS-based IC prototypes were implemented in a commercial 65 nm CMOS technology and tested for performance validation and proposed working principles. Two different types of quadrature LC oscillators were implemented in the first project. The sensitivity of different performance parameters of the working prototypes with respect to TID was studied using X-ray irradiation ($TID \leq 100$ Mrad (SiO_2)). Next, a radiation-hardened time-based $\Delta\Sigma$ capacitance-to-digital converter (CDC) was

implemented based on MASH 1-0 configuration. The prototypes were validated experimentally in a radiation-less lab environment and with heavy-ion exposure (Xe-ion with LET 65 MeV.cm²/mg). The CDCs could measure capacitance in the range of 0–3.75 pF with a clock of 100 MHz and have achieved ENOB of 12.9 bits with an energy efficiency of 0.18 pJ/conversion-step. Finally, in the third project, a differential $\Delta\Sigma$ time-to-digital converter (TDC) was implemented with a maximum T_{range} of 98($=\pm 49$) ns. It uses a time-based FIR filter in feedback to configure the first, second, and third orders of $\Delta\Sigma$ -modulation. It consumes 11–15.8 μ W from a 0.6 V supply and achieves the best state-of-the-art energy efficiency in the range of 15.6–89.2 fJ/conversion-step at 10 MHz clock frequency across multiple orders (≤ 3) of $\Delta\Sigma$ -modulation.

In addition, the research findings were valorized by collaborating with an industrial partner to develop a radiation-hardened frequency synthesizer for future space missions. During the research exploitation, several radiation-hardened on-chip integrated circuit components (a digitally-controlled oscillator, a multi-modulus divider, and output buffers) of an all-digital-phase-locked-loop (ADPLL) were implemented and characterized under ionizing radiation.

Leuven, Belgium

Geel, Belgium

Geel, Belgium

Arijit Karmakar

Valentijn De Smedt

Paul Leroux

Acknowledgements

We would like to thank a number of individuals as well as organizations for their significant contributions to the work in this book.

We would like to express our gratitude to Prof. dr. ir. Filip Tavernier (KU Leuven, Belgium), Prof. dr. ir. Greet Langie (KU Leuven, Belgium), Prof. dr. ir. Liesbet Van der Perre (KU Leuven, Belgium), Prof. dr. ir. Piet Wambacq (Vrije Universiteit Brussel-IMEC, Belgium), Prof. dr. ir. Johan Bauwelinck (Ghent University-IMEC, Belgium), and Dr. Ying Cao (Magics Technologies, Belgium) for all the engaging and inspiring discussions and their feedback on previous versions of this manuscript which helped us to refine and strengthen its content.

We would also like to acknowledge RADSAGA-ITN program under the European Union Horizon 2020 Research and Innovation Program with grant agreement number 721624 for the financial support of the research activities.

Contents

1	Introduction	1
1.1	Historical Introduction	1
1.2	RADSAGA ITN Program	3
1.3	Research Motivation	4
1.4	Research Goal and Objectives	5
1.5	Why the 65 nm CMOS Process Is Good?	6
1.6	Why Time-Based Signal Processing?	8
1.7	Organization of the Book	9
2	Fundamentals of Ionizing Radiation	11
2.1	Radiation Sources and Mechanisms	12
2.1.1	Sources of Radiation	12
2.1.2	Radiation Mechanism	12
2.2	Radiation Measurement Techniques	17
2.3	Sensor Performance	23
2.4	Radiation Hardening and Mitigating Techniques	25
2.4.1	Radiation Hardening by Process (RHBP)	26
2.4.2	Radiation Hardening by Design (RHBD)	28
2.5	Conclusion	32
3	Basics of Time-Based Signal Processing	35
3.1	Representation of Time-Based Signals	36
3.2	Voltage-to-Time Converters	37
3.2.1	Voltage-Controlled Delay-Based VTC	38
3.2.2	Relaxation-Type VTC	38
3.2.3	Reference Voltage VTC	39
3.3	Time-to-Digital Converters	40
3.3.1	Sampling TDC	41
3.3.2	Noise-Shaping TDC	44
3.4	Digital-to-Time Converters	45

3.5	Challenges in Time-Based Implementations	46
3.6	Conclusion	47
4	Radiation Assessment of Quadrature LC Oscillators	49
4.1	Introduction	50
4.2	Implementation	50
4.3	Measurement Results	56
4.3.1	Performance Comparison with State-of-the-Art Designs	62
4.4	Conclusion	63
5	Radiation-Hardened Delta-Sigma CDC	65
5.1	Introduction	66
5.2	Proposed Time-based Delta-Sigma CDC	66
5.3	Circuit Implementation	68
5.3.1	Sensor and Reference Delay	68
5.3.2	Half-delay Time-based Integrator	70
5.3.3	Time-to-Digital Converter	74
5.3.4	Calibration Circuit	75
5.4	Measurement Results	77
5.4.1	Heavy-Ion Experiment	81
5.5	Conclusion	81
6	Multi-Order Differential Delta-Sigma TDC	83
6.1	Introduction	83
6.2	Proposed Architecture	85
6.3	Circuit Implementation	88
6.3.1	Time-based Adder	88
6.3.2	Qe Extractor Circuit (TDC and DTC)	92
6.3.3	Dynamic Element Matching Algorithm	94
6.3.4	Foreground Calibration Circuits	96
6.3.5	Differential VTC for On-chip Testing	97
6.4	Measurement Results	98
6.5	Conclusion	104
7	Research Valorization: Radiation-Hardened ADPLL	105
7.1	Introduction	105
7.2	Architecture of the Frequency Synthesizer	107
7.3	Circuit Implementation	109
7.3.1	Digitally Controlled Oscillators (DCOs)	109
7.3.2	Multi-modulus Divider (MMD)	112
7.3.3	Output Divider	114
7.4	Measurement Results	114
7.5	Conclusion	117

8 Conclusion	119
8.1 General Conclusion	121
8.2 Research Valorization	125
8.3 Suggestions for Future Work	125
Bibliography	129