Lecture Notes in Computer Science

C.c - 01-227

Edited by G. Goos and J. Hartmanis



227

VLSI Algorithms and Architectures

Aegean Workshop on Computing Loutraki, Greece, July 8–11, 1986 Proceedings

Edited by F. Makedon, K. Mehlhorn, T. Papatheodorou and P. Spirakis



Springer-Verlag Berlin Heidelberg New York London Paris Tokyo

Editorial Board

D. Barstow W. Brauer P. Brinch Hansen D. Gries D. Luckham C. Moler A. Pnueli G. Seegmüller J. Stoer N. Wirth

Editors

Fillia Makedon Department of Computer Science Box 830688, M/S FN 3.3 The University of Texas at Dallas Richardson, TX 75083-0688, USA

Kurt Mehlhorn Universität des Saarlandes, Fachbereich 10 – Informatik Im Stadtwald 15, D-6600 Saarbrücken 11, FRG

T. Papatheodorou
P. Spirakis
Computer Technology Institute
27 Georgiou A Sq., 26000 Patras, Greece
P.O. Box 1122, 261 10 Patras, Greece

-1519

CR Subject Classifications (1985): F.2, B.7

ISBN 3-540-16766-8 Springer-Verlag Berlin Heidelberg New York ISBN 0-387-16766-8 Springer-Verlag New York Heidelberg Berlin

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically those of translation, reprinting, re-use of illustrations, broadcasting, reproduction by photocopying machine or similar means, and storage in data banks. Under § 54 of the German Copyright Law where copies are made for other than private use, a fee is payable to "Verwertungsgesel/schaft Wort", Munich.

© Springer-Verlag Berlin Heidelberg 1986 Printed in Germany

Printing and binding: Beltz Offsetdruck, Hemsbach/Bergstr. 2145/3140-543210

FOREWORD

The papers in this volume were presented at the Aegean Workshop on Computing: VLSI Algorithms and Architectures (AWOC 86), organized by the Computer Technology Institute in Patras in cooperation with ACM, EATCS, IEEE and the General Secretariat of Research and Technology (Ministry of Industry, Energy & Technology of Greece). They were selected from 70 abstracts submitted in response to the program committee's call for papers. We thank all those who submitted abstracts for their interest in AWOC. We expect that revised and expanded versions of many of the submissions will eventually appear in referred journals.

AWOC 86 will take place in Loutraki, Greece, July 8-11, 1986. AWOC 86 is the second meeting in the International Workshop on Parallel Computing & VLSI series; the first meeting took place in Amalfi, Italy, 1984.

PROGRAM CHAIRPERSONS:

Fillia Makedon (USA) Paul Spirakis (USA, Greece)

LOCAL ARRANGEMENTS:

- C. Manolopoulos, Chairman
- R. Manolopoulos
- D. Maritsas
- K. Papatheodorou
- T. Papatheodorou (C.T.I. Director)
- E. Patoucha
- P. Spirakis
- S. Theodorides

PUBLICITY CHAIR:

Christos Manolopoulos (CTI)

PROGRAM COMMITTEE:

- K. Mehlhorn, (W. Germany)
- I. Filotti (France)
- S. Hambrusch (USA)
- U. Lauther (W. Germany)
- T. Leighton (USA)
- T. Lengauer (W. Germany)
- F. Luccio (Italy)
- F. Makedon (USA)
- C. Papadimitriou (USA, Greece)
- T. Papatheodorou (Greece)
- J. Reif (USA)
- A. Rosenberg (USA)
- P. Spirakis (USA, Greece)
- H. Sudborough (USA)
- P. Vitanyi (Netherlands)

- --

BIBLIOTHEQUE DU CERIST

TUESDAY, JULY 8 Morning Session:

Session Chair: T. S. Papatheodorou (Computer Technology Institute and Univ. of Patras GREECE).	
Digital Filtering in VLSI, Invited Talk G. Bilardi (Cornell U., USA) F.P. Preparata, (U. Illinois-Urbana, USA),	1
Two Processor Scheduling is in NC	•
D. Helmbold and E. Mayr (Stanford Univ. USA)	12
G.N. Frederickson (Purdue Univ., USA),	
N. Santoro (Carleton Univ., CANADA)	26
in Graphs	
Y. Maon, B. Schieber (Tel Aviv Univ., ISRAEL),	
U. Vishkin (Tel Aviv Univ., ISRAEL and	
Courant Inst., NYU, USA)	34
Afternoon Session:	
Session Chair: K. Mehlhorn (Univ. of Saarbrucken, F.D.R.)	
A Unifying Framework for Systolic Designs	
Concettina Guerra (Purdue Univ., USA)	4 6
Optimal Tradeoffs for Addition on Systolic Arrays	
A. Aggarwal and J.L. Carter (I.B.M. Yorktown Heights USA), S.R. Kosaraju (John Hopkins U., USA)	57

Rectangular Systolic Arrays G. Rote (Tech. Univ., Graz. AUSTRIA)

	G. Rote (Tech. Univ	., Graz, AUSTRIA)						70
Lower	Bounds for Sorting	on Mesh-Connected Architec	ture	s				
	M. Kunde (Techn.	Univ. München, FDR)						84

WEDNESDAY, JULY 9 Morning Session:

Session Chair: C. Papadimitriou (Stanford Univ.,
USA and & National Tech. Univ. Athens, GREECE)
Diogenes, Circa 1986, Invited Talk
A.L. Rosenberg (Duke Univ., USA) \ldots \ldots \ldots \ldots 96
Non Sequential Computation and Laws of Nature, Invited Talk
P.M.B. Vitanyi (M.I.T., USA and Centrum voor Wiskunde en
Informatica Amsterdam, THE NETHERLANDS)

THURSDAY, JULY 10 Morning Session:

Session Chair: F. Preparata (U. Illinois at Urbana-Champaign, USA)
A Survey of Problems and Results for Chanel Routing, Invited Talk F. T. Leighton (M.I.T., USA)(no paper received)
Linear Algorithms for Two CMOS Layout Problems
R. Mueller, T. Lengauer
Univ. Paderborn, W.GERMANY)
Some New Results on a Restricted Channel Routing Problem
E. Lodi., L. Pagli, (U. Pisa, ITALY)
Efficient Modular Design of TSC Checkers for
M-out-of-2M Codes
A.M. Paschalis, D. Nikolos, C. Halatsis (Dept. of
Computers, NRC "Democritos", GREECE)
VLSI Algorithms and Pipelined Architectures for
Solving Structured Linear Systems
I-Chang Jou (Southern Methodist Univ. Dallas, USA)
Yu-Hen Hu and T.M. Parng (National Taiwan Univ. TAIWAN) . 156
A High Performance Single-Chip VLSI Signal Processor Architecture
N. Kanopoulos (Digital Syst., Res. Triangle, USA),
P.N. Marinos (Duke Univ., USA)

Afternoon Session:

AT^2 -Optimal Galois Field Multiplier for VLSI
M. Fuerer (Institut fuer Angewandte Mathematik,
U. Zurich, SWITZERLAND),
K. Mehlhorn (U. Saarbrucken, W. GERMANY)

Thursday Evening:

.

Industrial Sessions

FRIDAY, JULY 11 Morning Session:

	Session Chair: H. Sudborough (Univ. Texas-Dallas, USA)
	Linear and Book Embeddings of Graphs
	Invited Talk
	M. Yannakakis (Bell Labs, Murray Hill, USA)
	Efficient Parallel Evaluation of Straight-Line Code
	and Arithmetic Circuits
	G.L. Miller, (U.S.C. & MSRI, USA), E. Kaltofen
	(R.P.I. & MSRI, USA) and V. Ramachandran
	(U. Illinois-Urbana & MSRI, USA)
	A Logarithmic Boolean Time Algorithm for Parallel
	Polynomial Division
	D. Bini (Univ. Pisa, ITALY)
	V. Pan (SUNY, Albany, USA)
	Session Chair: F. Makedon (Univ. Texas-Dallas, USA)
	A Polynomial Algorithm for Recognizing Small Cutwidth
	in Hypergraphs
	Z. Miller (U. Miami, Ohio, USA)
	I. H. Sudborough (Univ. Texas-Dallas, USA)
	A Generalized Topological Sorting Problem
	T. Hagerup and W. Ruelling (Universitat des Saarlandes,
	W. GERMANY)
	Combinational Static CMOS Networks
	J. A. Brzozowski and M. Yoeli (U. Waterloo, CANADA) 271
Aftern	oon Session:
	Session Chair: P. Spirakis (Courant Inst., N.Y.U., USA

and Computer Technology Inst., Patras, GREECE)

VLSI Design Issues, Invited Talk A. Sangiovanni-Vincentelli (U. Calif. Berkeley, USA) (no paper received)

Fast and Efficient Parallel Linear Programming
and Lincar Least Squares Computations
V. Pan (SUNY, Albany, USA)
J. Reif (U. Harvard Cambridge, USA
On the Time Required to Sum n Semigroup Elements
on a Parallel Machine with Simultaneous Writes
I. Parberry (The Penn. State Univ., USA)
A Comparative Study of Concurrency Control Methods in B-trees
A. Biliris (Boston Univ., USA)
Generalized River Routing - Algorithms
and Performance Bounds
J.R.S. Blair and E.L. Lloyd (U. Pittsburgh, USA)

.

DIGITAL FILTERING IN VLSI⁺

G. Bilardi* and F.P. Preparata**

(Invited Paper)

Abstract: In this paper we take a first step in the study of VLSI realizations of digital filtering. For increasing input rate, processing is feasible only by resorting to massive parallelism, i.e., to an nq-th extension of the original order-n filter. We show that the operation is reducible to convolutions with fixed n-vectors and propose to realize the computation by means of the twisted-reflected-tree, a network naturally suited for prefix computation. We discuss the issues of precision and operand length, and illustrate the arising area/data-rate/delay trade-offs.

1. Introduction

Digital signal processing is one of the most important special-purpose computations. Although a primary target of VLSI implementation, this problem has not yet been analyzed – except for preliminary attempts – in the context of VLSI computation theory. The purpose of this paper is to take a first step in such analysis.

In recent years, a VLSI model of computation has been proposed ([T80], [BK81]) to capture the essential features of VLSI as a computing environment and to allow for mathematical analysis of chip design. The performance of designs has generally been measured in terms of the chip area A, and of the computation time T. The area-time trade-off has been investigated for several fundamental computational problems.

In this context, two basic operations of signal processing have received considerable attention: convolution [BPV83], and discrete Fourier transform ([T80], [PV81], [T83], [BS84]). In this paper we begin to investigate, from the VLSI complexity perspective, the central problem of digital signal processing, that is *digital filtering*.

A digital filter (of order n) is a length-preserving transducer whose input and output are discrete-time signals related by an n-th order linear constant coefficient difference equation [OS75], [K80]. Since the input and the output of the filter are infinite sequences, a computation time relative to the entire input is meaningless in this context. Instead, the following measures are of interest: the data rate, ρ , defined as the number of input samples received per unit time, and the delay, Δ , defined as the (maximum of the) difference between the time at which a given output sample is produced and the time at which the corresponding input sample is read. We shall therefore study the area/data-rate/delay trade-off of VLSI digital filters, as a function of the order of the filter and of the precision by which signal samples are represented.

Traditional structures for filters ([OS75], Chapter 4) are interconnections of adders, multipliers, and delay elements. Typically, signal samples are input one at a time, and the period between consecutive samples is at least of the order of one multiplication time. The area/datarate trade-off of these structures is due only to the area-time trade-off of their arithmetic components, and the maximum data rate is limited by the maximum speed at which numbers of the desired precision can be multiplied.

This work was supported in part by National Science Foundation Grant ECS 84 10902 and by the Joint Services Electronics Program under contract N00014-84-C-0149.

^{*}Department of Computer Science, Cornell University, Ithaca, NY 14853.

^{**}Departments of Electrical and Computer Engineering and of Computer Science. Coordinated Science Laboratory, University of Illinois, Urbana, IL 61801.

Here we propose a new algorithm for filtering that, by working on a multiplexed version of the input signal, can process many samples simultaneously. The data rate can be increased without changing the speed of the basic arithmetic blocks, obviously at the expense of a higher degree of parallelism in the system, and therefore of a larger area.

In Section 2 we obtain an interesting expression of the input-output relation of an n-th order filter in terms of convolutions of sequences of O(n) length. In Section 3 we propose an implementation of the digital filter as a network of convolvers. In Section 4, we determine the operand length required to achieve the desired precision. Finally, in Section 5, the area/data-rate/delay trade-off of this network is discussed for the case in which the convolver structure of [BPV83] is deployed.

2. Problem Formulation

A digital filter is a linear time-invariant system described by the difference equation

$$\sum_{j=0}^{n} a_j \ y(t-j) = \sum_{i=0}^{n-1} b_i u(t-i)$$
(1)

where u(t) (the input signal) and y(t) (the output signal) are real-valued functions of the integer variable t (time), and the a_i 's and b_j 's (the filter coefficients) are real constants with $a_0 = 1$.

It is convenient to consider a state-variable representation of filter (1) of the type

$$x(t+1) = A x(t) + b u(t),$$
 (2)

$$y(t) = c^{T} \mathbf{x}(t) + du(t),$$
 (3)

where x (t) is an n-dimensional state vector, A an $n \times n$ matrix (transition matrix), b and c n-dimensional vectors, and d a scalar. Among the quadruples (A, b, c, d) that make (2) and (3) a realization of (1), we choose the one known as *reachability form* where A [K80, p.95] is the companion matrix with last row $[-a_n,...,-a_1]$, b $\triangleq [0,...,0,1]^T$, c $\triangleq [(b_n-b_0a_n),...,(b_1-b_0a_1)]^T$, and $d \triangleq b_0$. We also introduce the reachability matrix $\mathbf{R} = [\mathbf{A}^{n-1}\mathbf{b}, \mathbf{A}^{n-2}\mathbf{b},...,\mathbf{b}]$ and the observability matrix $\mathbf{H} = [\mathbf{c}, \mathbf{A}^T \mathbf{c}, ..., (\mathbf{A}^T)^{n-1}\mathbf{c}]^T$ associated with representation (2) and (3) [K80, p.80].

We now consider the *n*-th order extension of filter (1), with input $\mathbf{u}(t) = [u(t), u(t+1), ..., u(t+n-1)]^r$, output $\mathbf{y}(t) = [y(t), y(t+1), ..., y(t+n-1)]^r$, and state $\mathbf{x}(t)$. Repeated application of (2) and (3) yields the following equations for the extension:

$$\mathbf{x} (t+n) = \mathbf{F} \mathbf{x}(t) + \mathbf{R} \mathbf{u}(t), \tag{4}$$

$$\mathbf{y}(t) = \mathbf{H} \mathbf{x}(t) + \mathbf{T} \mathbf{u}(t), \tag{5}$$

where $\mathbf{F} \stackrel{\Delta}{=} \mathbf{A}^n$, and \mathbf{T} is a lower-triangular $n \times n$ Toeplitz matrix with first column $[d, \mathbf{c}^T \mathbf{b}, \mathbf{c}^T \mathbf{A} \mathbf{b}, ..., \mathbf{c}^T \mathbf{A}^{n-2} \mathbf{b}]^T$.

The following lemmas show that the matrices \mathbf{F} , \mathbf{R} , \mathbf{H} , and \mathbf{T} have a special structure that can be exploited when computing x (t + n) and y (t) via (4) and (5).

Lemma 1. Let r_j , $-\infty < j < +\infty$, be the solution of the equation $r_j + a_1r_{j-1} + \dots + a_nr_{j-n} = 0$, such that $r_0 = 1$ and $r_j = 0$ for j < 0. Let \mathbf{R}_j denote the Toeplitz matrix