

# IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN

## ICCAD - 87

A CONFERENCE FOR THE  
EE CAD PROFESSIONAL

NOVEMBER 9-12, 1987  
CONVENTION CENTER  
SANTA CLARA, CALIFORNIA



# DIGEST OF TECHNICAL PAPERS

Sponsored by  
IEEE Circuits and Systems Society  
Computer Society of the IEEE

In Cooperation with  
IEEE Electron Devices Society  
ACM Special Interest Group  
on Design Automation

Computer Society Order Number 814  
Library of Congress Number 87-81281  
IEEE Catalog Number 87CH2469-5  
ISBN 0-8186-0814-5  
SAN 264-620X

Association for Computing Machinery




IEEE COMPUTER SOCIETY



IEEE THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, INC.

IEEE  
COMPUTER  
SOCIETY  
PRESS



C  
1945

IEEE  
INTERNATIONAL  
CONFERENCE ON  
COMPUTER-AIDED  
DESIGN

ICCAD - 87

A CONFERENCE FOR THE  
EE CAD PROFESSIONAL



NOVEMBER 9-12, 1987  
CONVENTION CENTER  
SANTA CLARA, CALIFORNIA

DIGEST OF  
TECHNICAL PAPERS

Sponsored by  
IEEE Circuits and Systems Society  
Computer Society of the IEEE

In Cooperation with  
IEEE Electron Devices Society  
ACM Special Interest Group  
on Design Automation

Computer Society Order Number 814  
Library of Congress Number 87-81281  
IEEE Catalog Number 87CH2469-5  
ISBN 0-8186-0814-5  
SAN 264-620X

Association for Computing Machinery

IEEE COMPUTER SOCIETY



THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, INC.

COMPUTER  
SOCIETY  
PRESS

U878.

The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and are published as presented and without change, in the interests of timely dissemination. Their inclusion in this publication does not necessarily constitute endorsement by the editors, Computer Society Press of the IEEE, or The Institute of Electrical and Electronics Engineers, Inc.

Published by Computer Society Press of the IEEE  
1730 Massachusetts Avenue, N.W.  
Washington, D.C. 20036-1903

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 29 Congress Street, Salem, MA 01970. Instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. For other copying, reprint or republication permission, write to Director, Publishing Services, IEEE, 345 E. 47th St., New York, NY 10017. All rights reserved. Copyright © 1987 by The Institute of Electrical and Electronics Engineers, Inc.

Computer Society Order Number 814  
Library of Congress Number 87-81281  
IEEE Catalog Number 87CH2469-5  
ISBN 0-8186-0814-5 (paper)  
ISBN 0-8186-4814-7 (microfiche)  
ISBN 0-8186-8814-9 (case)  
SAN 264-620X



Order from: Computer Society of the IEEE  
Terminal Annex  
Post Office Box 4699  
Los Angeles, CA 90080


IEEE Service Center  
445 Hoes Lane  
P.O. Box 1331  
Piscataway, NJ 08855-1331

Computer Society of the IEEE  
13, Avenue de l'Aquilon  
B-1200 Brussels  
BELGIUM



THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, INC.

## Foreword



On behalf of the Conference Executive Committee, it is our pleasure to welcome the participants to ICCAD-87, the 5th IEEE International Conference on Computer-Aided Design. The members of the Conference Executive Committee and the Technical Program Committee have strived to maintain the tradition of excellence set in the previous conferences. We hope that the conference will meet your objectives and expectations.

This year, a record number of papers were submitted to the Technical Program Committee. Four hundred forty papers from 28 countries were received. Of these, 171 were received from outside of the United States, illustrating the true international nature of the conference. Likewise, there was a good blend of papers received from industry and universities.

The submitted papers were reviewed intensively by members of the Technical Program Committee, which was subdivided into four subcommittees: Simulation, Layout, Test and Systems. Each subcommittee consisted of 10 members, including two from outside of the United States. The members of the Technical Program Committee have selected 119 papers for presentation at the conference in 35 sessions. Since the length of the papers in the Digest was limited to four pages, all authors are being encouraged to submit expanded versions to the *IEEE Transactions on CAD/ICAS*, the *IEEE Design and Test* magazine, the *IEEE Circuits and Device* magazine, the *ACM SIGMA Newsletter*, or other similar publications.

As in previous years, the conference will include tutorials and a workshop on Monday, followed by technical presentations Tuesday through Thursday. Two panel sessions will be held on Tuesday evening, and a banquet will be held on Wednesday evening to facilitate honors on recipients of various awards from the sponsoring IEEE Societies: the IEEE Circuits and Systems Society and the Computer Society of the IEEE. This year's banquet speaker is Dr. R. J. Herfkens, who will speak on the application of computer-aided imaging techniques in the field of medical diagnosis.

Thank you for participating.



Basant R. Chawla  
Conference Chairperson



Al Jimenez  
Technical Program Chairperson



## Executive Committee

### Conference Chairperson

Basant R. Chawla  
AT&T Bell Laboratories  
1247 S. Cedar Crest Blvd.  
Allentown, PA 18103  
(215) 770-3484

### Technical Program Chairperson

Al Jimenez  
Mentor Graphics Corporation  
1940 Zanker Road  
San Jose, CA 95112  
(408) 436-1500

### Past Chairperson

Ian E. Getreu  
Analogy, Inc.  
9370 S.W. Gemini Drive  
Beaverton, OR 97005  
(503) 626-9700

### Special Programs Chairperson

Chris Terman  
Symbolics, Inc.  
11 Cambridge Center  
Cambridge, MA 02142  
(617) 621-7628

### Finance Chairperson

Tom Blank  
CIS  
Stanford University  
Stanford, CA 94304  
(415) 725-3636

### Local Arrangements Chairperson

Hal Daseking  
Silvar-Lisco, Inc.  
1080 Marsh Road  
Menlo Park, CA 94025  
(415) 324-0700

### Asian Representative

Takahide Inoue  
Semiconductor Group  
SONY Corporation  
4-14-1, Asahi-cho, Atsugi  
Kanagawa-243, Japan  
0462-30-5343

### Publications Chairperson

Andrzej J. Strojwas  
ECE Department  
Carnegie Mellon University  
Pittsburgh, PA 15213  
(412) 268-3530

### Publicity Chairperson

Dick Dowell (MS 53U/87)  
Hewlett-Packard Company  
5301 Stevens Creek Boulevard  
Santa Clara, CA 95051  
(408) 553-2971

### Panel Sessions Chairperson

Dick Smith  
National Semiconductor, D3677  
P. O. Box 58090  
Santa Clara, CA 95052  
(408) 721-4794

### Audio-Visual Chairperson

John M. Acken  
P. O. Box 6038  
Fremont, CA 94538-0638  
(415) 725-3656

### European Representative

H. Gordon Adshead  
ICL  
Wenlock Way  
West Gorton  
Manchester M125DR, UK  
+44-61-223-1301 Ext. 2568

# Technical Program Committee

## Chairperson

Al Jimenez  
Mentor Graphics Corp.  
San Jose, CA

## Chairperson Elect

Andrzej J. Strojwas  
Carnegie Mellon University  
Pittsburgh, PA

Jacob Abraham  
University of Illinois  
Urbana, IL

Jochen Jess  
Eindhoven Univ. of Technology  
Eindhoven, The Netherlands

Tatsuo Ohtsuki  
Waseda University  
Tokyo, Japan

H. Gordon Adshead  
ICL  
Manchester, United Kingdom

Steve Kang  
University of Illinois  
Urbana, IL

Alice Parker  
University of So. California  
Los Angeles, CA

Prathima Agrawal  
AT&T Bell Laboratories  
Murray Hill, NJ

Charles Kime  
University of Wisconsin  
Madison, WI

George Persky  
Hughes Aircraft Co.  
Carlsbad, CA

Vinod Agrawal  
McGill University  
Montreal, Quebec, Canada

Tokinori Kozawa  
Hitachi Works  
Tokyo, Japan

Bryan Preas  
Xerox Parc  
Palo Alto, CA

Robert Brayton  
University of California  
Berkeley, CA

Balaji Krishnamurthy  
Tektronix, Inc.  
Beaverton, OR

Karem Sakallah  
DEC  
Hudson, MA

Michael Burstein  
Descartes Automation Systems  
Santa Clara, CA

Ernest S. Kuh  
University of California  
Berkeley, CA

Daniel G. Schweikert  
UTMC  
Colorado Springs, CO

Ed K. Cheng  
Silicon Compilers, Inc.  
San Jose, CA

Y. Edmund Lien  
MCC  
Austin, TX

Peter Spink  
SDA Systems  
Santa Clara, CA

Hugo De Man  
IMEC  
Leuven, Belgium

Michael R. Lightner  
University of Colorado  
Boulder, CO

Sam Stevens  
Mentor Graphics Corp.  
Portland, OR

Giovanni De Micheli  
Stanford University  
Stanford, CA

Jerry Mar  
INTEL Corp.  
Santa Clara, CA

Tsuneta Sudo  
NTT  
Kanagawa, Japan

David N. Deutsch  
Bell Communications Research  
Morristown, NJ

Bill McCalla  
Hewlett-Packard Co.  
Cupertino, CA

Chris Terman  
Symbolics, Inc.  
Cambridge, MA

Alfred E. Dunlop  
AT&T Bell Laboratories  
Murray Hill, NJ

Edward J. McCluskey  
Stanford University  
Stanford, CA

Paul Weil  
Silvar-Lisco, Inc.  
Menlo Park, CA

Satoshi Goto  
NEC Corp.  
Kanagawa, Japan

Ray Mercer  
University of Texas  
Austin, TX

Thomas W. Williams  
IBM Corp.  
Boulder, CO

Gary D. Hachtel  
University of Colorado  
Boulder, CO

Joachim Mucha  
University of Hanover  
Hanover, West Germany

Ping Yang  
Texas Instruments, Inc.  
Dallas, TX

## **Tutorial: Introduction to Circuit Simulation**

**Jacob White**, MIT, Cambridge, MA

Because of the enormous cost of integrated circuit fabrication, most circuit designers use a variety of simulation tools to try to detect design errors before fabrication. The most general and reliable technique for performing this kind of simulation is to construct a system of nonlinear differential equations that describe a given circuit, and to solve the differential equation system numerically. This is referred to as circuit simulation, and by far the most popular circuit simulation program is SPICE.

In this tutorial, we will present a basic introduction to the algorithms used in programs like SPICE: circuit equation formulation, nonlinear system solution algorithms, sparse matrix techniques, and numerical integration methods. We will then examine three topics chosen from current research in circuit simulation: speedups obtained from specialized algorithms for MOS digital circuits, including relaxation techniques; parallel approaches to circuit simulation that can exploit new multiprocessor systems; and nonlinear frequency domain analysis.



# **Tutorial: Artificial Intelligence Applications for Test Generation**

**Narinder Singh**, Stanford University, Stanford, CA  
**Mark Shirley**, MIT, Cambridge, MA

This tutorial will present a detailed description of the current work in Artificial Intelligence (AI) applied to test generation. The test generation techniques discussed are device independent (general), and do not rely on any structured design techniques (e.g., scan path, LSSD).

The tutorial will begin with a description of AI techniques for knowledge representation and reasoning, which are suitable for encoding declarative (explicit) descriptions of devices. We will next present a device independent test generation system which generates tests by propagating symbolic values forward and backward through a hierarchical design. This will be followed by a description of a complementary approach which uses symbolic simulation techniques to cache controllability and observability information, which is later used in the test generation process. We will also discuss testing-cliches, and the relationship of these testing methods to design for testability, diagnosis and verification.

## **Tutorial: Logic Synthesis**

**Jeffrey R. Fox**, SILC Technologies, Inc., Waltham, MA

In this tutorial we will learn how new computer programs performing logic synthesis can bridge the gap between high-level behavioral specifications and lower-level structural domains. These programs assume responsibility for the detailed logic design, freeing the designer to innovate at the behavioral and architectural levels.

The components of a logic synthesis system will be discussed including: computational models, behavioral-level hardware description languages, functional simulation, resource allocation and optimization, two-level and multi-level Boolean logic minimization, and technology binding. Particular attention will be paid to logic synthesis with timing and area constraints. The link to specific physical implementation strategies will be explored, including the relationship between logic synthesis, semi-custom VLSI, and silicon compilation. The tutorial will conclude with a detailed example and a discussion of the direction and challenges of logic synthesis research.

## **Tutorial: VHDL**

**Rick Miller, AFWAL/AADE-3, Wright Patterson Air Force Base, OH**

Hardware description languages are crucial in the specification, design, verification and fabrication of electronic systems. Unfortunately, current tools make thoroughly documenting a complex, integrated system composed of many VLSI components a difficult if not impossible task. This tutorial will examine the U. S. Department of Defense's VHSIC Hardware Description Language (VHDL), IEEE proposed standard 1076/b, and its impact on the design field.

After presenting a short VHDL tutorial, the session will concentrate on CAD tools currently under development that support or utilize the VHDL. Emphasis will be given to tools that provide a direct route to silicon production. No prior knowledge of the Department of Defense's VHSIC program or the VHDL is required. Throughout the course of the day, audience participation will be encouraged.

## **Workshop: EDIF**

**Mike Waters**, Motorola, Inc., Mesa, AR

Spanning the chasm that a design must cross to become silicon, the Electronic Design Interchange Format (EDIF) is gaining industry acceptance as a standard means of exchanging design information. Foundry-to-designer and designer-to-foundry communications may be conducted entirely in EDIF, conveying required data in a language understood by all.

The workshop, after presenting a brief history and an overview of the language, will concentrate on the current version of EDIF: its applications, limitations, and possible courses of future evolution. Throughout the course of the day, active audience participation will be encouraged.

Participants should be familiar with EDIF prior to attending this workshop.

## **Panel Session 1: Is Simulated Annealing Practical for CAD?**

**Jonathan Allen**, MIT (Moderator)

**Vishwani Agrawal**, AT&T Bell Laboratories

**C. L. Liu**, University of Illinois

**Alberto Sangiovanni-Vincentelli**, University of California, Berkeley

**Eugene Shragowitz**, University of Minnesota

**Jiri Soukup**, SDA Systems

**Kazuhiro Ueda**, NTT

In this panel, simulated annealing approaches to the development of several CAD tools will be described together with an assessment of the results. This approach will be compared with other techniques and future directions will be projected.

## **Panel Session 2: Mixed Digital/Analog Simulation: Its Glories and Its Ghosts**

**Paul Weil**, Silvar-Lisco, Inc. (Moderator)

**Hugo De Man**, IMEC

**A. Richard Newton**, University of California, Berkeley

**Ronald Rohrer**, Carnegie Mellon University

**David Smith**, Analogy, Inc.

Its glory is simultaneous digital and analog simulation with accuracy concentrated where you need it. The ghosts are multiple levels of modeling complexity with large simulator overhead and balancing. The desire is a solution to a digital problem but all the time is spent in the analog portion.

## Acknowledgements

The Executive Committee of ICCAD-87 would like to extend its deepest gratitude to the following persons for all efforts on behalf of the Conference and its publications:

Linda Nemeth (AT&T Bell Laboratories)	Provided secretarial help to the Conference Chairperson.
Suzanne Kinner (Mentor Graphics Corporation)	Handled the manuscript receipt and recording procedures for over 440 submissions, and communicated with authors.
Kathy Samudovsky (Carnegie Mellon University)	Assisted in the editing and composing of text and produced camera-ready copy for the Advance and Final Programs.
Pat Pistilli (MP Associates)	Assisted with the production of the Advance and Final Programs.
Wendy Rochelle & Glenda McBride (Computer Society)	Coordinated the production of the Advance Program.
Denise Felix (Computer Society)	Coordinated the production of the Digest, and the mailing of authors' kits.

# Table of Contents

<b>ICCAD-87 at a Glance</b>	(Inside Front Cover)
<b>Foreword</b>	iii
<b>Executive Committee</b>	v
<b>Technical Program Committee</b>	vi
<b>Tutorial: Introduction to Circuit Simulation</b>	vii
<b>Tutorial: Artificial Intelligence Applications for Test Generation</b>	viii
<b>Tutorial: Logic Synthesis</b>	ix
<b>Tutorial: VHDL</b>	x
<b>Workshop: EDIF</b>	xi
<b>Panel Session 1: Is Simulated Annealing Practical for CAD?</b>	xii
<b>Panel Session 2: Mixed Digital/Analog Simulation: Its Glories and Its Ghosts</b>	xiii
<b>Acknowledgements</b>	xiv
 <b>Session 1A: Fault Simulation</b>	
(Moderator: K. Ueda, <i>NTT</i> )	
1A.1 Efficient Single Fault Propagation in Combinational Circuits	2
<i>D. Harel, R. Sheng, and J. Udell</i>	
1A.2 A Demand Driven Multi-word Parallel Fault Simulator	6
<i>S.P. Smith and R.G. von Blucher</i>	
1A.3 High-Speed Fault Simulation Using a Vector Processor	10
<i>N. Ishiura, M. Ito, and S. Yajima</i>	
 <b>Session 1B: Control and Finite State Machine Design</b>	
(Moderator: G. De Micheli, <i>Stanford University</i> )	
1B.1 MUSTANG: State Assignment of Finite State Machines for Optimal Multi-Level Logic Implementations	16
<i>S. Devadas, H.-K.T. Ma, A.R. Newton, and A. Sangiovanni-Vincentelli</i>	
1B.2 New State Assignment Algorithms for Finite State Machines Using Counters and Multiple- PLA/ROM Structures	20
<i>R. Amann and U.G. Baitinger</i>	
1B.3 An Efficient Microcode-Compiler for Custom DSP-Processors	24
<i>G. Goossens, J. Rabaey, J. Vandewalle, and H. De Man</i>	
 <b>Session 1C: Integrated Circuit Layout</b>	
(Moderator: D.G. Schweikert, <i>UTMC</i> )	
1C.1 Gridless Routing of General Floor Plans	30
<i>L.P.P.P. van Ginneken and J.A.G. Jess</i>	
1C.2 BEAR: A New Building-Block Layout System	34
<i>W.-M. Dai, H.H. Chen, R. Dutta, M. Jackson, E.S. Kuh, M. Marek-Sadowska, M. Sato, D. Wang, and X.-M. Xiong</i>	
1C.3 A New Area-Efficient Power Routing Algorithm for VLSI Layout	38
<i>S. Haruyama and D. Fussell</i>	



## Session 2A: Timing Analysis

(Moderator: C. Terman, *Symbolics, Inc.*)

2A.1	Efficient Algorithms for Solving the False Path Problem in Timing Verification .....	44
	<i>J. Benkoski, E. Vanden Meersch, L. Claesen, and H. De Man</i>	
2A.2	A Timing Error Corrector for VLSI Synchronous Path Circuits .....	48
	<i>F. Lai, S.M. Kang, and T.N. Trick</i>	
2A.3	Automatic Generation of Gate Level Models with Accurate Timing .....	52
	<i>S. Bush</i>	
2A.4	A Robust Approach for Timing Verification .....	56
	<i>C. Shi and K. Zhang</i>	

## Session 2B: Logic Synthesis Algorithms

(Moderator: R. Brayton, *University of California, Berkeley*)

2B.1	The Boulder Optimal Logic Design System .....	62
	<i>D. Bostick, G.D. Hachtel, R. Jacoby, M.R. Lightner, P. Moceyunas, C.R. Morrison, and D. Ravenscroft</i>	
2B.2	Multi-Level Logic Optimization and the Rectangular Covering Problem .....	66
	<i>R. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang</i>	
2B.3	A Design Automation Tool for Fast, Efficient Decomposition of Logical Functions .....	70
	<i>E.A. Trachtenberg and D. Varma</i>	
2B.4	An Algorithm for Multiple Output Minimization .....	74
	<i>B. Gurunath and N.N. Biswas</i>	

## Session 2C: Block Placement

(Moderator: E.S. Kuh, *University of California, Berkeley*)

2C.1	Algorithm for Block Placement with Size Optimization Technique by the Linear Programming Approach .....	80
	<i>M. Mogaki, C. Miura, and H. Terai</i>	
2C.2	ATLAS—A Technique for Layout Using Analytic Shapes .....	84
	<i>L. Sha and T. Blank</i>	
2C.3	Circuit Placement For Predictable Performance .....	88
	<i>P.S. Hauge, R. Nair, and E.J. Yoffa</i>	

## Session 3A: Circuit/Timing Simulation

(Moderator: B. McCalla, *Hewlett-Packard Co.*)

3A.1	SPECS2: An Integrated Circuit Timing Simulator .....	94
	<i>C. Visweswariah and R.A. Rohrer</i>	
3A.2	TALISMAN: A Piecewise Linear Simulator Based on Tree/Link Repartitioning .....	98
	<i>X. Huang, L.T. Pillage, and R.A. Rohrer</i>	
3A.3	Dynamic Partitioning Method for Piecewise-Linear MOS Digital Circuits .....	102
	<i>O. Tejayadi and I.N. Hajj</i>	
3A.4	How To Use Underrelaxation To Improve Waveform Relaxation Convergence .....	106
	<i>C.H. Carlin and A. Vachoux</i>	

## Session 3B: Logic Synthesis Systems

(Moderator: A.E. Dunlop, *AT&T Bell Laboratories*)

3B.1	Combining Multi-Level Decomposition and Topological Partitioning for PLA's .....	112
	<i>S. Malik and R.H. Katz</i>	
3B.2	Technology Mapping in MIS .....	116
	<i>E. Detjens, G. Gannot, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang</i>	

3B.3	Impact of Library Size on the Quality of Automated Synthesis .....	120
	<i>K. Keutzer, K. Kolwicz, and M. Lega</i>	
3B.4	A Control Logic Synthesis and Optimization Algorithm with an Overlap Degree Vector ..	124
	<i>T. Shimizu, N. Kageyama, and S. Miyamoto</i>	

### Session 3C: Compaction for Integrated Circuit Design

(Moderator: B. Preas, *Xerox Parc*)

3C.1	An Efficient Algorithm for Generation of Constraint Graph for Compaction .....	130
	<i>A.A. Malik</i>	
3C.2	Split Grid Compaction for a Virtual Grid Symbolic Design System .....	134
	<i>D.G. Boyer</i>	
3C.3	A Constraint-Based Incremental Compactor .....	138
	<i>P.K. Sun</i>	
3C.4	Toroidal Compaction of Symbolic Layouts for Regular Structures .....	142
	<i>P. Eichenberger and M. Horowitz</i>	

### Session 4A: Design for Testability

(Moderator: T.W. Williams, *IBM Corporation*)

4A.1	Efficient Circuit Segmentation for Pseudo-Exhaustive Test .....	148
	<i>J.G. Udell Jr. and E.J. McCluskey</i>	
4A.2	A Note on Random Versus Deterministic Testing of Gate Level Combinational Circuits ..	152
	<i>S. Chakravarty</i>	
4A.3	Linear-Testable Counters for Multiple Faults .....	156
	<i>A. Vergis</i>	

### Session 4B: Design Representation and Management I

(Moderator: K. Sakallah, *DEC*)

4B.1	Using Statecharts for Hardware Description .....	162
	<i>D. Drusinsky and D. Harel</i>	
4B.2	Design Representation and Transformation in the System Architect's Workbench .....	166
	<i>R.A. Walker and D.E. Thomas</i>	
4B.3	A Gridless Schematic Editor with a Geometric Constraint Mechanism .....	170
	<i>R. Melville</i>	

### Session 4C: Module Generation I

(Moderator: G. Persky, *Hughes Aircraft Co.*)

4C.1	EXCELLERATOR: Automatic Leaf Cell Layout Agent .....	176
	<i>C.J. Poirier</i>	
4C.2	MLG—A Case for Virtual Grid Symbolic Layout without Compaction .....	180
	<i>R. Nair</i>	
4C.3	Metal-Metal Matrix (M <sup>3</sup> ) CMOS Cell Generator with Compaction .....	184
	<i>P. Gee, M.Y. Wu, S.M. Kang, and I.N. Hajj</i>	

### Session 5A: Planning and Estimation for Placement

(Moderator: M. Burstein, *Descartes Automation Systems*)

5A.1	Average Interconnection Length Estimation for Random and Optimized Placements .....	190
	<i>C. Sechen</i>	
5A.2	A Study of Automatic Placement Strategies for Very Large Gate Array Designs .....	194
	<i>T. Payne, R. Wells, and W. Gundel</i>	
5A.3	Layer Assignment of Functional Chip Blocks For 3-D Hybrid IC Planning .....	198
	<i>C.-M. Kyung and P.-H. Lee</i>	

## Session 5B: MOSFET Modeling

(Moderator: P. Yang, *Texas Instruments, Inc.*)

- 5B.1 The Meyer Model Revisited: Explaining and Correcting  
the Charge Non-Conservation Problem ..... 204  
*K.A. Sakallah, Y.-T. Yen, and S.S. Greenberg*
- 5B.2 On the Channel Charge Division in MOSFET Modeling ..... 208  
*M.F. Sevat*
- 5B.3 Efficient Modeling of Small-Geometry MOSFETs ..... 211  
*M.J. Saccamango and A.J. Strojwas*

## Session 5C: Design Representation and Management II

(Moderator: S. Stevens, *Mentor Graphics*)

- 5C.1 Movie—An Interactive Environment for Silicon Compilation Tools ..... 216  
*P. Andersson, L. Philipson and J. Roos*
- 5C.2 A Design Data Management System for CAD ..... 220  
*Z. Mehmood, D. Singer, A. Singhal, and K. Wu*
- 5C.3 Automating an IC Design Methodology ..... 224  
*S.L. Taylor, N.C.E. Srinivas, J.M. Liu, L. Noronha, J. Kane, and K. Wu*

## Session 6A: Yield/Reliability Enhancement

(Moderator: E.J. McCluskey, *Stanford University*)

- 6A.1 Increased Throughput for the Testing and Repair of RAMs with Redundancy ..... 230  
*R.W. Haddad and A.T. Dahbura*
- 6A.2 On the Repair of Defective Field Programmable Logic Arrays to Increase Yield ..... 234  
*S.J. Upadhyaya and M. Demjanenko*
- 6A.3 The Design of Fault Tolerant Arrays of Integer Arithmetic Multipliers ..... 238  
*W. Bliss and M.R. Lightner*
- 6A.4 Effect of Byzantine Hardware Faults on Concurrent Error Checking ..... 242  
*T. Nanya and H.A. Goosen*

## Session 6B: Modeling VLSI Technology

(Moderator: J. Mar, *INTEL Corporation*)

- 6B.1 A Deep Decision Tree Approach to Modeling Submicron Silicon Technologies ..... 248  
*R.B. Fair and J.E. Rose*
- 6B.2 Modeling and Simulation of Hot Electron Effects for VLSI Reliability ..... 252  
*Y. Leblebici, S.M. Kang, C.T. Sah, and T. Nishida*
- 6B.3 HOTRON—A Circuit Hot Electron Effect Simulator ..... 256  
*S. Aur, D.E. Hocevar, and P. Yang*

## Session 6C: High-Level Synthesis

(Moderator: A. Parker, *University of Southern California*)

- 6C.1 Reevaluating the Design Space for Register-Transfer Hardware Synthesis ..... 262  
*M.C. McFarland*
- 6C.2 Allocation of Multi-port Memories in Data Path Synthesis ..... 266  
*M. Balakrishnan, A.K. Majumdar, D.K. Banerji, and J.G. Linders*
- 6C.3 Automatic Synthesis of Data Paths Based on the Path-Search Algorithm ..... 270  
*Y.S. Hong, K.H. Park, and M. Kim*
- 6C.4 Synthesis and Optimization of Interface Transducer Logic ..... 274  
*G. Borriello and R.H. Katz*

## Session 7A: Automatic Test Pattern Generation

(Moderator: R. Mercer, *University of Texas*)

7A.1	Test Generation for Embedded PLAs .....	280
	<i>O.E. Cornelia and V.K. Agarwal</i>	
7A.2	An Automatic Test Pattern Generator for the Detection of Path Delay Faults .....	284
	<i>S.M. Reddy, C.J. Lin, and S. Patil</i>	
7A.3	Test Generation for Sequential Finite State Machines .....	288
	<i>H.-K.T. Ma, S. Devadas, A.R. Newton and A. Sangiovanni-Vincentelli</i>	
7A.4	Knowledge Based Test Generation for VLSI Circuits .....	292
	<i>D.S. Brahme and J.A. Abraham</i>	

## Session 7B: Layout Extraction and Verification

(Moderator: P. Spink, *SDA Systems*)

7B.1	LARC2: A Space-Efficient Design Rule Checker .....	298
	<i>C.R. Bonapace and C.-Y. Lo</i>	
7B.2	The Multiple Storage Radix Hash Tree: An Improved Region Query Data Structure .....	302
	<i>Y.D. Fontayne and R.J. Bowman</i>	
7B.3	Functional Recognition of Static CMOS Circuits .....	306
	<i>C.-F.E. Wu, L.M. Ni, and A.S. Wojcik</i>	
7B.4	Efficient Circuit Re-extraction for Yield Simulation Applications .....	310
	<i>M. Chew and A.J. Strojwas</i>	

## Session 7C: High-Level Issues in Logic Synthesis

(Moderator: M. Lightner, *University of Colorado, Boulder*)

7C.1	Don't Care Conditions in Top Down Synthesis .....	316
	<i>G.D. Hachtel and M.R. Lightner</i>	
7C.2	Column Compaction and Its Application to the Control Path Synthesis .....	320
	<i>R.-S. Wei and C.-J. Tseng</i>	
7C.3	Partitioning Before Logic Synthesis .....	324
	<i>R. Camposano and R.K. Brayton</i>	
7C.4	Combined Synthesis of Control Logic and Data Path .....	327
	<i>R. Camposano and J.T.J. van Eindhoven</i>	

## Session 8A: Built-In Self Test

(Moderator: P. Agrawal, *AT&T Bell Laboratories*)

8A.1	Efficient Scan Path Testing Using Sliding Parity Response Compaction .....	332
	<i>M.S. Abadir</i>	
8A.2	Concurrent Comparative Testing Using BIST Resources .....	336
	<i>K.K. Saluja, R. Sharma, and C.R. Kime</i>	
8A.3	Improving Memory Subsystem Availability Using BIST .....	340
	<i>R.P. Kunda and B.D. Rathi</i>	

## Session 8B: Specialized Processors for Floorplanning and Placement

(Moderator: J. Jess, *Eindhoven University of Technology*)

8B.1	Floorplanning by Annealing on a Hypercube Multiprocessor .....	346
	<i>R. Jayaraman and R.A. Rutenbar</i>	
8B.2	Placement of Standard Cells Using Simulated Annealing on the Connection Machine .....	350
	<i>A. Casotto and A. Sangiovanni-Vincentelli</i>	
8B.3	Concurrent ESP: A Placement Algorithm for Execution on Distributed Processors .....	354
	<i>R.-M. Kling and P. Banerjee</i>	

### Session 8C: Parallel Circuit Simulation

(Moderator: H. De Man, *IMEC*)

8C.1	Increasing Parallelism in Multiprocessor Waveform Relaxation .....	360
	<i>D.W. Smart and T.N. Trick</i>	
8C.2	A Multiprocessor System for Modular Circuit Simulation .....	364
	<i>T. Nakata, N. Tanabe, H. Onozuka, T. Kurobe and N. Koike</i>	
8C.3	SUPPLE: Simulator Utilizing Parallel Processing and Latency Exploitation .....	368
	<i>P. Cox, R. Burch, D. Hocevar, and P. Yang</i>	

### Session 9A: Routing

(Moderator: D.N. Deutsch, *Bell Communications Research*)

9A.1	A Contour-Based Variable-Width Gridless Channel Router .....	374
	<i>P. Groeneveld, H. Cai, and P. Dewilde</i>	
9A.2	A New Approach to the Three-Layer Channel Routing Problem .....	378
	<i>J. Cong, D.F. Wong, and C.L. Liu</i>	
9A.3	A New Three-Layer Detailed Router for VLSI Layout .....	382
	<i>J.M. Jou, J.Y. Lee, and J.F. Wang</i>	
9A.4	DRAFT: An Efficient Area Router Based on Global Analysis .....	386
	<i>C.S. Ying, X.L. Hong, and E.Q. Wang</i>	

### Session 9B: Digital Simulation

(Moderator: P. Weil, *Silvar-Lisco, Inc.*)

9B.1	Incremental Functional Simulation of Digital Circuits .....	392
	<i>S.Y. Hwang, T. Blank, and K. Choi</i>	
9B.2	A New Implementation Technique for the Simulation of Mixed (Digital-Analog) VLSI Circuits .....	396
	<i>H. El Tahawy, G. Mazare, B. Hennion, and P. Senn</i>	
9B.3	SISYPHUS—An Environment for Simulation .....	400
	<i>J.J. Grodstein and T.M. Carter</i>	
9B.4	The Complexity of Accurate Logic Simulation .....	404
	<i>H.P. Chang and J.A. Abraham</i>	

### Session 9C: Techniques for System Verification

(Moderator: H.G. Adshead, *ICL*)

9C.1	An Efficient Design Correctness Checker of Finite State Machines .....	410
	<i>S.H. Hwang and A.R. Newton</i>	
9C.2	A Verifier Tightly Connected to Synthesis Expert System .....	414
	<i>T. Mano, M. Fujita, T. Saito, N. Kawato, T. Kakuta and K. Yuasa</i>	
9C.3	VAL: An Annotation Language for VHDL .....	418
	<i>L.M. Augustin, B.A. Gennart, Y. Huh, D.C. Luckham and A.G. Stanculescu</i>	
9C.4	Parallel Algorithms for Boolean Tautology Checking .....	422
	<i>G.D. Hachtel and P.H. Moceyunas</i>	

### Session 10A: Module Generation II

(Moderator: Y.E. Lien, *MCC*)

10A.1	GRAPES: A Module Generator Based on Graph Planarity .....	428
	<i>H. Heeb and W. Fichtner</i>	
10A.2	A Method To Reduce the Surrounding Area of PLA Layouts .....	432
	<i>C.A. Papachristou and J.G. Bo</i>	
10A.3	A New Module Generator with Structural Routers and a Graphical Interface .....	436
	<i>M. Ishikawa and T. Yoshimura</i>	

**Session 10B: Simulation on Processor Arrays**(Moderator: T. Ohtsuki, *Waseda University*)

- 10B.1 A Parallel 3-D Poisson Solver on a Hypercube Multiprocessor .....442  
*R.F. Lucas, K.-C. Wu, and R.W. Dutton*
- 10B.2 Three-Dimensional Capacitance Evaluation on a Connection Machine .....446  
*R. Guerrieri and A. Sangiovanni-Vincentelli*

**Session 10C: New Techniques for Circuit Design**(Moderator: S. Goto, *NEC Corporation*)

- 10C.1 Learning Selection Rules in a Circuit Redesign Environment .....452  
*E. Simoudis*
- 10C.2 A New Knowledge-Based Approach to Circuit Design .....456  
*T. Fujita, Y. Nakakuki, and S. Goto*
- 10C.3 Modified Sequential CMOS Circuit Design .....460  
*M.Y. Wu and I.N. Hajj*

**Session 11A: Placement Techniques**(Moderator: T. Kozawa, *Hitachi Works*)

- 11A.1 On the Mincut Bipartite Arrangement Problem .....466  
*T.N. Bui and S.-L. Lee*
- 11A.2 Improvements of a Mincut Partition Algorithm .....470  
*T.-K. Ng, J. Oldfield, and V. Pitchumani*
- 11A.3 Quadrisection: A New Approach to Standard Cell Layout .....474  
*P.R. Suaris and G. Kedem*
- 11A.4 An Improved Simulated Annealing Algorithm for Row-Based Placement .....478  
*C. Sechen and K.-W. Lee*

**Session 11B: Hardware-Accelerated Simulation**(Moderator: S. Kang, *University of Illinois*)

- 11B.1 Simulation Processor SP .....484  
*F. Hirose, M. Ishii, J. Niitsuma, T. Shindo, N. Kawato,  
H. Hamamura, K. Uchida, and H. Yamada*
- 11B.2 A Pipelined Event-Driven Mixed-Mode Simulator .....488  
*C.M. Dyson and A.H. Gray*
- 11B.3 Modeling Circuits in the MARS Hardware Accelerator .....492  
*P. Agrawal and L.W. Noronha*
- 11B.4 Special Purpose Hardware for Algorithmic Level Simulation .....496  
*D.J. Geiger and D.E. Thomas*

**Session 11C: Analog and DSP Synthesis Tools**(Moderator: E.K. Cheng, *Silicon Compilers, Inc.*)

- 11C.1 Automatic Synthesis of Operational Amplifiers Based on Analytic Circuit Models ...502  
*H.Y. Koh, C.H. Sequin, and P.R. Gray*
- 11C.2 Analog Silicon Compiler for Switched Capacitor Circuits .....506  
*L. Trontelj, J. Trontelj, T. Slivnik, Jr., R. Sosic, D. Strle, and D. Lucas*
- 11C.3 An SC Filter Compiler: Fully Automated Filter Synthesizer and Mask Generator for a CMOS Gate-Array-Type Filter Chip .....510  
*R.P. Sigg, A. Kaelin, A. Murali, W.C. Black, Jr., and G.S. Moschytz*
- 11C.4 Asynchronous Logic Synthesis for Signal Processing  
from High-Level Specifications .....514  
*T.H.-Y. Meng, R.W. Brodersen, and D.G. Messerschmitt*

## **Session 12A: Floorplanning**

(Moderator: P.A. Swartz, *SDA Systems*)

- 12A.1 Floorplan Design for Rectangular and L-Shaped Modules .....520  
*D.F. Wong and C.L. Liu*
- 12A.2 An Enhanced Bottom-Up Algorithm for Floorplan Design .....524  
*T.R. Mueller, D.F. Wong, and C.L. Liu*

## **Session 12B: Application Specific Analysis**

(Moderator: D.E. Hocevar, *Texas Instruments, Inc.*)

- 12B.1 Hercules: A Power Analyzer for MOS VLSI Circuits .....530  
*A. Tyagi*
- 12B.2 Estimating Dynamic Power Consumption of CMOS Circuits .....534  
*M.A. Cirit*
- 12B.3 ZSIM: A Nonlinear Z-Domain Simulator for Delta-Sigma Modulators .....538  
*G.T. Brauns, M.B. Steer, S.H. Ardalan, and J.J. Paulos*

**Author Index** .....543

**ICCAD-88 Call for Papers**

(Inside Back Cover)