A CONFERENCE FOR THE EE CAD PROFESSIONAL

BIBLIOTHEQUE DU CERIS

NOVEMBER 9-12, 1987 CONVENTION CENTER SANTA CLARA, CALIFORNIA

TECHNICAL PAPERS

Sponsored by IEEE Circuits and Systems Society Computer Society of the IEEE

> In Cooperation with **IEEE Electron Devices Society** ACM Special Interest Group on Design Automation

Computer Society Order Number 814 Library of Congress Number 87-81281 IEEE Catalog Number 87CH2469-5 ISBN 0-8186-0814-5 SAN 264-620X

**Association for Computing Machinery** 









In Cooperation with IEEE Electron Devices Society —ACM Special Interest Group on Design Automation

Computer Society Order Number 814 Library of Congress Number 87-81281 IEEE Catalog Number 87CH2469-5 ISBN 0-8186-0814-5 SAN 264-620X

**Association for Computing Machinery** 



<b>V</b>	
<b>^</b>	



4878.

The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and are published as presented and without change, in the interests of timely dissemination. Their inclusion in this publication does not necessarily constitute endorsement by the editors, Computer Society Press of the IEEE, or The Institute of Electrical and Electronics Engineers, Inc.

Published by Computer Society Press of the IEEE 1730 Massachusetts Avenue, N.W. Washington, D.C. 20036-1903

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 29 Congress Street, Salem, MA 01970. Instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. For other copying, reprint or republication permission, write to Director, Publishing Services, IEEE, 345 E. 47th St., New York, NY 10017. All rights reserved. Copyright © 1987 by The Institute of Electrical and Electronics Engineers, Inc.

Computer Society Order Number 814 Library of Congress Number 87-81281 IEEE Catalog Number 87CH2469-5 ISBN 0-8186-0814-5 (paper) ISBN 0-8186-4814-7 (microfiche) ISBN 0-8186-8814-9 (case) SAN 264-620X

Order from: Computer Society of the IEEE
Terminal Annex
Post Office Box 4699

Post Office Box 4699 Los Angeles, CA 90080 IEEE Service Center 445 Hoes Lane P.O. Box 1331 Piscataway, NJ 08855-1331 Computer Society of the IEEE 13, Avenue de l'Aquilon B-1200 Brussels BELGIUM



THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, INC.

#### **Foreword**





On behalf of the Conference Executive Committee, it is our pleasure to welcome the participants to ICCAD-87, the 5th IEEE International Conference on Computer-Aided Design. The members of the Conference Executive Committee and the Technical Program Committee have strived to maintain the tradition of excellence set in the previous conferences. We hope that the conference will meet your objectives and expectations.

This year, a record number of papers were submitted to the Technical Program Committee. Four hundred forty papers from 28 countries were received. Of these, 171 were received from outside of the United States, illustrating the true international nature of the conference. Likewise, there was a good blend of papers received from industry and universities.

The submitted papers were reviewed intensively by members of the Technical Program Committee, which was subdivided into four subcommittees: Simulation, Layout, Test and Systems. Each subcommittee consisted of 10 members, including two from outside of the United States. The members of the Technical Program Committee have selected 119 papers for presentation at the conference in 35 sessions. Since the length of the papers in the Digest was limited to four pages, all authors are being encouraged to submit expanded versions to the IEEE Transactions on CAD/ICAS, the IEEE Design and Test magazine, the IEEE Circuits and Device magazine, the ACM SIGMA Newsletter, or other similar publications.

As in previous years, the conference will include tutorials and a workshop on Monday, followed by technical presentations Tuesday through Thursday. Two panel sessions will be held on Tuesday evening, and a banquet will be held on Wednesday evening to facilitate honors on recipients of various awards from the sponsoring IEEE Societies: the IEEE Circuits and Systems Society and the Computer Society of the IEEE. This year's banquet speaker is Dr. R. J. Herfkens, who will speak on the application of computer-aided imaging techniques in the field of medical diagnosis.

Thank you for participating.

Basant R. Chawla Conference Chairperson

B.A. Charle

Al Jimenez Technical Program Chairperson

H Janours

#### **Executive Committee**

#### Conference Chairperson

Basant R. Chawla AT&T Bell Laboratories 1247 S. Cedar Crest Blvd. Allentown, PA 18103 (215) 770-3484

# Technical Program Chairperson

Al Jimenez Mentor Graphics Corporation 1940 Zanker Road San Jose, CA 95112 (408) 436-1500

#### Past Chairperson

Ian E. Getreu Analogy, Inc. 9370 S.W. Gemini Drive Beaverton, OR 97005 (503) 626-9700

#### Special Programs Chairperson

Chris Terman Symbolics, Inc. 11 Cambridge Center Cambridge, MA 02142 (617) 621-7628

#### Finance Chairperson

Tom Blank CIS Stanford University Stanford, CA 94304 (415) 725-3636

# Local Arrangements Chairperson

Hal Daseking Silvar-Lisco, Inc. 1080 Marsh Road Menlo Park, CA 94025 (415) 324-0700

#### Asian Representative

Takahide Inoue Semiconductor Group SONY Corporation 4-14-1, Asahi-cho, Atsugi Kanagawa-243, Japan 0462-30-5343

## **Publications Chairperson**

Andrzej J. Strojwas ECE Department Carnegie Mellon University Pittsburgh, PA 15213 (412) 268-3530

#### **Publicity Chairperson**

Dick Dowell (MS 53U/87) Hewlett-Packard Company 5301 Stevens Creek Boulevard Santa Clara, CA 95051 (408) 553-2971

#### Panel Sessions Chairperson

Dick Smith
National Semiconductor, D3677
P. O. Box 58090
Santa Clara, CA 95052
(408) 721-4794

#### Audio-Visual Chairperson

John M. Acken P. O. Box 6038 Fremont, CA 94538-0638 (415) 725-3656

#### European Representative

H. Gordon Adshead ICL Wenlock Way West Gorton Manchester M125DR, UK +44-61-223-1301 Ext. 2568

### **Technical Program Committee**

Chairperson Al Jimenez Mentor Graphics Corp. San Jose, CA

Chairperson Elect Andrzej J. Strojwas Carnegie Mellon University Pittsburgh, PA

Jacob Abraham University of Illinois Urbana, IL

H. Gordon Adshead ICL

Manchester, United Kingdom

Prathima Agrawal AT&T Bell Laboratories Murray Hill, NJ

Vinod Agrawal McGill University Montreal, Quebec, Canada

Robert Brayton University of California Berkeley, CA

Michael Burstein Descartes Automation Systems Santa Clara, CA

Ed K. Cheng Silicon Compilers, Inc. San Jose, CA

Hugo De Man IMEC Leuven, Belgium

Stanford, CA

Giovanni De Micheli Stanford University

David N. Deutsch Bell Communications Research Morristown, NJ

Alfred E. Dunlop AT&T Bell Laboratories Murray Hill, NJ

Satoshi Goto NEC Corp. Kanagawa, Japan

Gary D. Hachtel University of Colorado Boulder, CO Jochen Jess Eindhoven Univ. of Technology Eindhoven, The Netherlands

Steve Kang University of Illinois Urbana, IL

Charles Kime University of Wisconson Madison, WI

Tokinori Kozawa Hitachi Works Tokyo, Japan

Balaji Krishnamurthy Tektronix, Inc. Beaverton, OR

Ernest S. Kuh University of California Berkeley, CA

Y. Edmund Lien MCC Austin, TX

Michael R. Lightner University of Colorado Boulder, CO

Jerry Mar INTEL Corp. Santa Clara, CA

Bill McCalla Hewlett-Packard Co. Cupertino, CA

Edward J. McCluskey Stanford University Stanford, CA

Ray Mercer University of Texas Austin, TX

Joachim Mucha University of Hanover Hanover, West Germany Tatsuo Ohtsuki Waseda University Tokyo, Japan

Alice Parker University of So. California Los Angeles, CA

George Persky Hughes Aircraft Co. Carlsbad, CA

Bryan Preas Xerox Parc Palo Alto, CA

Karem Sakallah DEC Hudson, MA

Daniel G. Schweikert UTMC Colorado Springs, CO

Peter Spink SDA Systems Santa Clara, CA

Sam Stevens Mentor Graphics Corp. Portland, OR

Tsuneta Sudo NTT Kanagawa, Japan

Chris Terman Symbolics, Inc. Cambridge, MA

Paul Weil Silvar-Lisco, Inc. Menlo Park, CA

Thomas W. Williams IBM Corp. Boulder, CO

Ping Yang Texas Instruments, Inc. Dallas, TX

#### **Tutorial:** Introduction to Circuit Simulation

Jacob White, MIT, Cambridge, MA

Because of the enormous cost of integrated circuit fabrication, most circuit designers use a variety of simulation tools to try to detect design errors before fabrication. The most general and reliable technique for performing this kind of simulation is to construct a system of nonlinear differential equations that describe a given circuit, and to solve the differential equation system numerically. This is referred to as circuit simulation, and by far the most popular circuit simulation program is SPICE.

In this tutorial, we will present a basic introduction to the algorithms used in programs like SPICE: circuit equation formulation, nonlinear system solution algorithms, sparse matrix techniques, and numerical integration methods. We will then examine three topics chosen from current research in circuit simulation: speedups obtained from specialized algorithms for MOS digital circuits, including relaxation techniques; parallel approaches to circuit simulation that can exploit new multiprocessor systems; and nonlinear frequency domain analysis.

# **Tutorial:** Artificial Intelligence Applications for Test Generation

Narinder Singh, Stanford University, Stanford, CA Mark Shirley, MIT, Cambridge, MA

This tutorial will present a detailed description of the current work in Artificial Intelligence (AI) applied to test generation. The test generation techniques discussed are device independent (general), and do not rely on any structured design techniques (e.g., scan path, LSSD).

The tutorial will begin with a description of AI techniques for knowledge representation and reasoning, which are suitable for encoding declarative (explicit) descriptions of devices. We will next present a device independent test generation system which generates tests by propagating symbolic values forward and backward through a hierarchical design. This will be followed by a description of a complementary approach which uses symbolic simulation techniques to cache controllability and observability information, which is later used in the test generation process. We will also discuss testing-cliches, and the relationship of these testing methods to design for testability, diagnosis and verification.

#### Tutorial: Logic Synthesis

Jeffrey R. Fox, SILC Technologies, Inc., Waltham, MA

In this tutorial we will learn how new computer programs performing logic synthesis can bridge the gap between high-level behavioral specifications and lower-level structural domains. These programs assume responsibility for the detailed logic design, freeing the designer to innovate at the behavioral and architectural levels.

The components of a logic synthesis system will be discussed including: computational models, behavioral-level hardware description languages, functional simulation, resource allocation and optimization, two-level and multi-level Boolean logic minimization, and technology binding. Particular attention will be paid to logic synthesis with timing and area constraints. The link to specific physical implementation strategies will be explored, including the relationship between logic synthesis, semicustom VLSI, and silicon compilation. The tutorial will conclude with a detailed example and a discussion of the direction and challenges of logic synthesis research.

#### Tutorial: VHDL

Rick Miller, AFWAL/AADE-3, Wright Patterson Air Force Base, OH

Hardware description languages are crucial in the specification, design, verification and fabrication of electronic systems. Unfortunately, current tools make thoroughly documenting a complex, integrated system composed of many VLSI components a difficult if not impossible task. This tutorial will examine the U. S. Department of Defense's VHSIC Hardware Description Language (VHDL), IEEE proposed standard 1076/b, and its impact on the design field.

After presenting a short VHDL tutorial, the session will concentrate on CAD tools currently under development that support or utilize the VHDL. Emphasis will be given to tools that provide a direct route to silicon production. No prior knowledge of the Department of Defense's VHSIC program or the VHDL is required. Throughout the course of the day, audience participation will be encouraged.

### Workshop: EDIF

Mike Waters, Motorola, Inc., Mesa, AR

Spanning the chasm that a design must cross to become silicon, the Electronic Design Interchange Format (EDIF) is gaining industry acceptance as a standard means of exchanging design information. Foundry-to-designer and designer-to-foundry communications may be conducted entirely in EDIF, conveying required data in a language understood by all.

The workshop, after presenting a brief history and an overview of the language, will concentrate on the current version of EDIF: its applications, limitations, and possible courses of future evolution. Throughout the course of the day, active audience participation will be encouraged.

Participants should be familiar with EDIF prior to attending this workshop.

### Panel Session 1: Is Simulated Annealing Practical for CAD?

Jonathan Allen, MIT (Moderator)
Vishwani Agrawal, AT&T Bell Laboratories
C. L. Liu, University of Illinois
Alberto Sangiovanni-Vincentelli, University of California, Berkeley Eugene Shragowitz, University of Minnesota
Jiri Soukup, SDA Systems
Kazuhiro Ueda, NTT

In this panel, simulated annealing approaches to the development of several CAD tools will be described together with an assessment of the results. This approach will be compared with other techniques and future directions will be projected.

# Panel Session 2: Mixed Digital/Analog Simulation: Its Glories and Its Ghosts

Paul Weil, Silvar-Lisco, Inc. (Moderator)
Hugo De Man, IMEC
A. Richard Newton, University of California, Berkeley
Ronald Rohrer, Carnegie Mellon University
David Smith, Analogy, Inc.

Its glory is simultaneous digital and analog simulation with accuracy concentrated where you need it. The ghosts are multiple levels of modeling complexity with large simulator overhead and balancing. The desire is a solution to a digital problem but all the time is spent in the analog portion.

### Acknowledgements

The Executive Committee of ICCAD-87 would like to extend its deepest gratitude to the following persons for all efforts on behalf of the Conference and its publications:

Linda Nemeth (AT&T Bell Laboratories)	Provided secretarial help to the Conference Chairperson.
Suzanne Kinner (Mentor Graphics Corporation)	Handled the manuscript receipt and recording procedures for over 440 submissions, and communicated with authors.
Kathy Samudovsky (Carnegie Mellon University)	Assisted in the editing and composing of text and produced camera-ready copy for the Advance and Final Programs.
Pat Pistilli (MP Associates)	Assisted with the production of the Advance and Final Programs.
Wendy Rochelle & Glenda McBride (Computer Society)	Coordinated the production of the Advance Program.
Denise Felix (Computer Society)	Coordinated the production of the Digest, and the mailing of authors' kits.

### **Table of Contents**

ICCA	D-87 at a Glance (Inside Front Cover	)
Forew	ord ii	i
Execu	tive Committee	7
Techn	ical Program Committee v	i
Tutori	al: Introduction to Circuit Simulation vi	i
Tutori	al: Artificial Intelligence Applications for Test Generation vii	i
Tutori	al: Logic Synthesis i	K
Tutori	al: VHDL	X
Works	shop: EDIF x	i
Panel	Session 1: Is Simulated Annealing Practical for CAD?	i
	Session 2: Mixed Digital/Analog Simulation: Its Glories and Its Ghosts xii	i
Ackno	wiledgements xi	V
a .	4 A. E. 14 Ct. 1.42	
	on 1A: Fault Simulation	
	erator: K. Ueda, NTT)	2
	Efficient Single Fault Propagation in Combinational Circuits	
	A Demand Driven Multi-word Parallel Fault Simulator	
1A.3	High-Speed Fault Simulation Using a Vector Processor	0
Session	on 1B: Control and Finite State Machine Design	
(Mode	erator: G. De Micheli, Stanford University)	
1B.1	MUSTANG: State Assignment of Finite State Machines	
	for Optimal Multi-Level Logic Implementations	6
1B.2	New State Assignment Algorithms for Finite State Machines Using Counters and Multiple-PLA/ROM Structures	'n
	R. Amann and U.G. Baitinger	
1B.3	An Efficient Microcode-Compiler for Custom DSP-Processors	4
	G. Goossens, J. Rabaey, J. Vanaewane, and H. De man	
Sessi	on 1C: Integrated Circuit Layout	
(Mod	erator: D.G. Schweikert, UTMC)	
1C.1		30
	L.P.P.P. van Ginneken and J.A.G. Jess	2./
1C.2	BEAR: A New Building-Block Layout System	<b>,</b> <del>+</del>
	M. Marek-Sadowska, M. Sato, D. Wang, and XM. Xiong	
1C.3	A New Area-Efficient Power Routing Algorithm for VLSI Layout	38

Sessi	on 2A: Timing Analysis	
(Mode	erator: C. Terman, Symbolics, Inc.)	
2A.1	Efficient Algorithms for Solving the False Path Problem in Timing Verification	. 44
24.2	J. Benkoski, E. Vanden Meersch, L. Claesen, and H. De Man	
2A.2	A Timing Error Corrector for VLSI Synchronous Path Circuits	
2A.3	Automatic Generation of Gate Level Models with Accurate Timing	. 52
2A.4	A Robust Approach for Timing Verification  C. Shi and K. Zhang	56
Session	on 2B: Logic Synthesis Algorithms	
	erator: R. Brayton, University of California, Berkeley)	
2B.1	The Boulder Optimal Logic Design System  D. Bostick, G.D. Hachtel, R. Jacoby, M.R. Lightner, P. Moceyunas,  C.R. Morrison, and D. Ravenscroft	62
2B.2	Multi-Level Logic Optimization and the Rectangular Covering Problem	66
2B.3	A Design Automation Tool for Fast, Efficient Decomposition of Logical Functions  E.A. Trachtenberg and D. Varma	70
2B.4	An Algorithm for Multiple Output Minimization  B. Gurunath and N.N. Biswas	74
Sessio	on 2C: Block Placement	
(Mode	erator: E.S. Kuh, University of California, Berkeley)	
2C.1	Algorithm for Block Placement with Size Optimization Technique by the Linear	
	Programming Approach	80
2C.2	M. Mogaki, C. Miura, and H. Terai  ATLAS—A Technique for Layout Using Analytic Shapes	84
2C.3	Circuit Placement For Predictable Performance  P.S. Hauge, R. Nair, and E.J. Yoffa	88
Sessio	on 3A: Circuit/Timing Simulation	
	erator: B. McCalla, Hewlett-Packard Co.)	
3A.1	SPECS2: An Integrated Circuit Timing Simulator  C. Visweswariah and R.A. Rohrer	94
3A.2	TALISMAN: A Piecewise Linear Simulator Based on Tree/Link Repartitioning X. Huang, L.T. Pillage, and R.A. Rohrer	98
3A.3	Dynamic Partitioning Method for Piecewise-Linear MOS Digital Circuits	102
3A.4	How To Use Underrelaxation To Improve Waveform Relaxation Convergence	106
Sessio	on 3B: Logic Synthesis Systems	
(Mode	erator: A.E. Dunlop, AT&T Bell Laboratories)	
3B.1	Combining Multi-Level Decomposition and Topological Partitioning for PLA's S. Malik and R.H. Katz	112
3B.2	Technology Mapping in MIS  E. Detjens, G. Gannot, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang	116

3B.3	Impact of Library Size on the Quality of Automated Synthesis	
3B.4	A Control Logic Synthesis and Optimization Algorithm with an Overlap Degree Vector T. Shimizu, N. Kageyama, and S. Miyamoto	124
Sessio	on 3C: Compaction for Integrated Circuit Design	
(Mode	erator: B. Preas, Xerox Parc)	
	An Efficient Algorithm for Generation of Constraint Graph for Compaction	
	Split Grid Compaction for a Virtual Grid Symbolic Design System	
	A Constraint-Based Incremental Compactor	
3C.4	Toroidal Compaction of Symbolic Layouts for Regular Structures	142
Sessi	on 4A: Design for Testability	
	erator: T.W. Williams, IBM Corporation)	
	Efficient Circuit Segmentation for Pseudo-Exhaustive Test	
	A Note on Random Versus Deterministic Testing of Gate Level Combinational Circuits S. Chakravarty	
4A.3	Linear-Testable Counters for Multiple Faults	156
Sessi	on 4B: Design Representation and Management I	
	erator: K. Sakallah, DEC)	
	Using Statecharts for Hardware Description  D. Drusinsky and D. Harel	
4B.2	Design Representation and Transformation in the System Architect's Workbench	
4B.3	A Gridless Schematic Editor with a Geometric Constraint Mechanism	170
Sessi	ion 4C: Module Generation I	
(Mod	lerator: G. Persky, Hughes Aircraft Co.)	
4C.1	C.J. Poirier	
4C.2	R. Nair	
4C.3	Metal-Metal Matrix (M <sup>3</sup> ) CMOS Cell Generator with Compaction	184
Sess	ion 5A: Planning and Estimation for Placement	
	derator: M. Burstein, Descartes Automation Systems)	
	Average Interconnection Length Estimation for Random and Optimized Placements  C. Sechen	
	A Study of Automatic Placement Strategies for Very Large Gate Array Designs  T. Payne, R. Wells, and W. Gundel	
5A.3	Layer Assignment of Functional Chip Blocks For 3-D Hybrid IC Planning	. 198

Sessi	on 5B: MOSFET Modeling	
(Mod	erator: P. Yang, Texas Instruments, Inc.)	
5B.1	The Meyer Model Revisited: Explaining and Correcting	
	the Charge Non-Conservation Problem	204
5D 1	K.A. Sakallah, YT. Yen, and S.S. Greenberg	
5B.2	On the Channel Charge Division in MOSFET Modeling	208
5B.3	Efficient Modeling of Small-Geometry MOSFETs  M.J. Saccamango and A.J. Strojwas	211
Sessi	on 5C: Design Representation and Management II	
	erator: S. Stevens, Mentor Graphics)	
5C.1	Movie—An Interactive Environment for Silicon Compilation Tools	216
5C.2	A Design Data Management System for CAD	220
5C.3	Automating an IC Design Methodology S.L. Taylor, N.C.E. Srinivas, J.M. Liu, L. Noronha, J. Kane, and K. Wu	224
Sessi	on 6A: Yield/Reliability Enhancement	
(Mode	erator: E.J. McCluskey, Stanford University)	
6A.1	Increased Throughput for the Testing and Repair of RAMs with Redundancy	230
6A.2	On the Repair of Defective Field Programmable Logic Arrays to Increase Yield  S.J. Upadhyaya and M. Demjanenko	234
6A.3	The Design of Fault Tolerant Arrays of Integer Arithmetic Multipliers  W. Bliss and M.R. Lightner	238
6A.4	Effect of Byzantine Hardware Faults on Concurrent Error Checking  T. Nanya and H.A. Goosen	242
Sessio	on 6B: Modeling VLSI Technology	
(Mode	erator: J. Mar, INTEL Corporation)	
6B.1	A Deep Decision Tree Approach to Modeling Submicron Silicon Technologies	248
6B.2	Modeling and Simulation of Hot Electron Effects for VLSI Reliability  Y. Leblebici, S.M. Kang, C.T. Sah, and T. Nishida	252
6B.3	HOTRON—A Circuit Hot Electron Effect Simulator  S. Aur, D.E. Hocevar, and P. Yang	256
Sessio	on 6C: High-Level Synthesis	
	erator: A. Parker, University of Southern California)	
6C.1		262
6C.2		266
6C.3		270
6C.4	Synthesis and Optimization of Interface Transducer Logic  G. Borriello and R.H. Katz	274

Sessio	on 7A: Automatic Test Pattern Generation	
(Mode	rator: R. Mercer, University of Texas)	
7A.1	Test Generation for Embedded PLAs	80
7A.2	O.E. Cornelia and V.K. Agarwal  An Automatic Test Pattern Generator for the Detection of Path Delay Faults	34
	S.M. Reddy, C.J. Lin, and S. Patil  Test Generation for Sequential Finite State Machines	
	U K T Ma S Devadas A R Newton and A. Sangiovanni-Vincentelli	
7A.4	Knowledge Based Test Generation for VLSI Circuits	
Sessio	on 7B: Layout Extraction and Verification	
(Mode	erator: P. Spink, SDA Systems)	
	LARC2: A Space-Efficient Design Rule Checker	
	The Multiple Storage Radix Hash Tree: An Improved Region Query Data Structure 30	
	Functional Recognition of Static CMOS Circuits	
7B.4	Efficient Circuit Re-extraction for Yield Simulation Applications	10
	ion 7C: High-Level Issues in Logic Synthesis	
(Mod	lerator: M. Lightner, University of Colorado, Boulder)	1.0
	Don't Care Conditions in Top Down Synthesis	
	Column Compaction and Its Application to the Control Path Synthesis	
	Partitioning Before Logic Synthesis	
7C.4	Combined Synthesis of Control Logic and Data Path	327
Sessi	ion 8A: Built-In Self Test	
(Mod	derator: P. Agrawal, AT&T Bell Laboratories)	
8A.1	Efficient Scan Path Testing Using Sliding Parity Response Compaction	332
8A.2	2 Concurrent Comparative Testing Using BIST Resources	336
8A.3	V. J. CL. Avoilobility Using RIST	340
Sess	sion 8B: Specialized Processors for Floorplanning and Placement	
	derator: J. Jess, Eindhoven University of Technology)	
8B.1	Floorplanning by Annealing on a Hypercube Multiprocessor	346
8B.2	2 Placement of Standard Cells Using Simulated Annealing on the Connection Machine	
8B.3	Top A Discoult Alexander for Execution on Distributed Processors	354

Sess	sion 8C: Parallel Circuit Simulation
(Mo	derator: H. De Man, IMEC)
8C.1	Increasing Parallelism in Multiprocessor Waveform Relaxation
8C.2	A Multiprocessor System for Modular Circuit Simulation
8C.3	T. Nakata, N. Tanabe, H. Onozuka, T. Kurobe and N. Koike SUPPLE: Simulator Utilizing Parallel Processing and Latency Exploitation 368 P. Cox, R. Burch, D. Hocevar, and P. Yang
Sess	ion 9A: Routing
(Mod	derator: D.N. Deutsch, Bell Communications Research)
9A.1	
9A.2	A New Approach to the Three-Layer Channel Routing Problem
	A New Three-Layer Detailed Router for VLSI Layout
9A.4	DRAFT: An Efficient Area Router Based on Global Analysis
Sessi	on 9B: Digital Simulation
(Mod	erator: P. Weil, Silvar-Lisco, Inc.)
9B.1	Incremental Functional Simulation of Digital Circuits
9B.2	A New Implementation Technique for the Simulation of Mixed (Digital-Analog) VLSI Circuits
9B.3	H. El Tahawy, G. Mazare, B. Hennion, and P. Senn SISYPHUS—An Environment for Simulation
9B.4	The Complexity of Accurate Logic Simulation
Sessio	on 9C: Techniques for System Verification
	erator: H.G. Adshead, ICL)
9C.1	An Efficient Design Correctness Checker of Finite State Machines
9C.2	A Verifier Tightly Connected to Synthesis Expert System
9C.3	VAL: An Annotation Language for VHDL
9C.4	L.M. Augustin, B.A. Gennart, Y. Huh, D.C. Luckham and A.G. Stanculescu Parallel Algorithms for Boolean Tautology Checking G.D. Hachtel and P.H. Moceyunas  422
Sessio	n 10A: Module Generation II
	rator: Y.E. Lien, MCC)
0 <b>A</b> .1	GRAPES: A Module Generator Based on Graph Planarity
0A.2	A Method To Reduce the Surrounding Area of PLA Layouts
0A.3	A New Module Generator with Structural Routers and a Graphical Interface

Session	10B: Simulation on Processor Arrays
(Modera	ator: T. Ohtsuki, Waseda University)
10 <b>B</b> .1	A Parallel 3-D Poisson Solver on a Hypercube Multiprocessor
10B.2	Three-Dimensional Capacitance Evaluation on a Connection Machine
	1 10C: New Techniques for Circuit Design
(Moder	ator: S. Goto, NEC Corporation)
	Learning Selection Rules in a Circuit Redesign Environment
	A New Knowledge-Based Approach to Circuit Design
10C.3	Modified Sequential CMOS Circuit Design
Sessio	n 11A: Placement Techniques
(Mode	rator: T. Kozawa, Hitachi Works)
11A.1	On the Mincut Bipartite Arrangement Problem
	Improvements of a Mincut Partition Algorithm
	Quadrisection: A New Approach to Standard Cell Layout
11A.4	An Improved Simulated Annealing Algorithm for Row-Based Placement
Sessio	on 11B: Hardware-Accelerated Simulation
(Mode	erator: S. Kang, University of Illinois)
11B.1	Simulation Processor SP
11B.2	
11B.3	C.M. Dyson and A.H. Gray  Modeling Circuits in the MARS Hardware Accelerator
11B.4	TT 1 - For Algorithmic Level Simulation 470
Sessi	on 11C: Analog and DSP Synthesis Tools
(Mod	erator: E.K. Cheng, Silicon Compilers, Inc.)
11C.	TIVE CH Sequin and P.R. Grav
11C.:	2 Analog Silicon Compiler for Switched Capacitor Circuits
11C.	An SC Filter Compiler: Fully Automated Filter Synthesizer and Mask Generator for a CMOS Gate-Array-Type Filter Chip
11C.	R.P. Sigg, A. Kaelin, A. Muralt, W.C. Black, Jr., and G.S. Moschytz
	4 Asynchronous Logic Synthesis for Signal Processing from High-Level Specifications

Session	n 12A: Floorplanning
(Moder	rator: P.A. Swartz, SDA Systems)
	Floorplan Design for Rectangular and L-Shaped Modules
12A.2	An Enhanced Bottom-Up Algorithm for Floorplan Design
Session	n 12B: Application Specific Analysis
	ator: D.E. Hocevar, Texas Instruments, Inc.)
	Hercules: A Power Analyzer for MOS VLSI Circuits
12B.2	Estimating Dynamic Power Consumption of CMOS Circuits
12B.3	ZSIM: A Nonlinear Z-Domain Simulator for Delta-Sigma Modulators
Author	r Index
ICCAI	<b>D-88 Call for Papers</b> (Inside Back Cover)