



25 Years of the
International Symposia on

COMPUTER ARCHITECTURE

Selected Papers

25

edited by Gurindar Sohi

Table of Retrospectives

1	<i>Banyan Networks for Partitioning Multiprocessor Systems</i>	1
	JACK LIPOVSKI	
2	<i>A Preliminary Architecture for a Basic Data Flow Processor</i>	2
	JACK B. DENNIS	
3	<i>Improving the Throughput of a Pipeline by Insertion of Delays</i>	5
	JANAK H. PATEL	
4	<i>What We Have Learned from the PDP-11</i>	6
	GORDEN BELL AND W.D. STRECKER	
5	<i>An Instruction Timing Model of CPU Performance</i>	11
	LEONARD J. SHUSTEK AND BERNARD L. PEUTO	
6	<i>High-Level Language Computer Architecture</i>	13
	DAVID R. DITZEL AND DAVID A. PATTERSON	
7	<i>Architecture of a Massively Parallel Processor</i>	15
	KEN BATCHER	
8	<i>A Processor for a High-Performance Personal Computer</i>	17
	KEN PIER	
9	<i>Lockup-Free Instruction Fetch/Prefetch Cache Organization</i>	20
	DAVID KROFT	
10	<i>A Study of Branch Prediction Strategies</i>	22
	JAMES E. SMITH	
11	<i>RISC I: A Reduced Instruction Set Computer</i>	24
	DAVID A. PATTERSON AND CARLO H. SÉQUIN	

12	<i>Decoupled Access/Execute Architectures</i>	27
	JAMES E. SMITH	
13	<i>The NYU Ultracomputer</i>	29
	ALLAN GOTTLIEB	
14	<i>Using Cache Memory to Reduce Processor-Memory Traffic</i>	32
	JAMES R. GOODMAN	
15	<i>Very Long Instruction Word Architectures and the ELI-512</i>	34
	JOSEPH A. FISHER	
16	<i>Characterization of Processor Performance in the VAX-11/780</i>	37
	JOEL EMER AND DOUGLAS W. CLARK	
17	<i>A Low-Overhead Coherence Solution for Multiprocessors with Private Cache Memories</i>	39
	JANAK H. PATEL	
18	<i>Implementing Precise Interrupts in Pipelined Processors</i>	42
	JAMES E. SMITH	
19	<i>HPSm, a High Performance Restricted Data Flow Architecture Having Minimal Functionality</i>	43
	WEN-MEI W. HWU AND YALE N. PATT	
20	<i>The Warp Machines</i>	45
	THOMAS GROSS AND MONICA LAM	
21	<i>Memory Access Buffering in Multiprocessors</i>	48
	MICHEL DUBOIS AND CHRISTOPH SCHEURICH	
22	<i>Instruction Issue Logic for High-Performance, Interruptable Pipelined Processors</i>	51
	GURINDAR S. SOHI	

23	<i>The J-Machine</i>	54
	WILLIAM J. DALLY, ANDREW CHANG, ANDREW CHIEN, STUART FISKE, WALDEMAR HORWAT, JOHN KEEN, RICHARD LETHIN, MICHAEL NOAKES, PETER NUTH, ELLEN SPERTUS, DEBORAH WALLACH, D. SCOTT WILLS	
24	<i>On the Inclusion Properties for Multi-Level Cache Hierarchies</i>	59
	JEAN-LOUP BAER AND WEN-HANN WANG	
25	<i>Evaluation of Directory Schemes for Cache Coherence</i>	61
	JOHN HENNESSY	
26	<i>Weak Ordering — A New Definition</i>	63
	SARITA V. ADVE AND MARK D. HILL	
27	<i>Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors</i>	67
	KUROSH GHARACHORLOO	
28	<i>Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers</i>	71
	NORMAN P. JOUPPI	
29	<i>Monsoon: An Explicit Token-Store Architecture</i>	74
	GREGORY M. PAPADOPOULOS AND DAVID E. CULLER	
30	<i>IMPACT: An Architectural Framework for Multiple-Instruction Issue</i>	77
	WEN-MEI W. HWU	
31	<i>The DASH Prototype: Implementation and Performance</i>	80
	DANIEL E. LENOSKI AND JAMES P. LAUDON	
32	<i>Active Messages: A Mechanism for Integrating Computation and Communication</i>	83
	THORSTEN VON EICKEN, DAVID E. CULLER, KLAUS ERIK SCHAUER AND SETH COPEN GOLDSTEIN	

33	<i>The Turn Model for Adaptive Routing</i>	85
	LIONEL NI	
34	<i>Alternative Implementations of Two-Level Adaptive Training Branch Prediction</i>	87
	YALE N. PATT AND TSE-YU YEH	
35	<i>The Cedar System</i>	89
	A. VEIDENBAUM, P. C. YEW, D. J. KUCK, C. D. POLYCHRONOPOULOS, D. H. PADUA, E.S. DAVIDSON AND K. GALLIVAN	
36	<i>Virtual Memory Mapped Network Interface for the SHRIMP Multicomputer</i>	92
	MATTHIAS A. BLUMRICH, KAI LI, RICHARD D. ALPERT, CEZARY DUBNICKI, EDWARD W. FELTEN AND JONATHAN SANDBERG	
37	<i>The Stanford FLASH Multiprocessor</i>	95
	JEFFREY S. KUSKIN	
38	<i>Tempest and Typhoon: User-Level Shared Memory</i>	98
	STEVEN K. REINHARDT, JAMES R. LARUS, AND DAVID A. WOOD	
39	<i>The MIT Alewife Machine: Architecture and Performance</i>	103
	ANANT AGARWAL	
40	<i>Multiscalar Processors</i>	111
	GURINDAR S. SOHI	
41	<i>Simultaneous Multithreading: Maximizing On-Chip Parallelism</i>	115
	DEAN M. TULLSEN, SUSAN J. EGGRIS, AND HENRY M. LEVY	

List of Selected Papers

ISCA 1 (1973):

- 1 *Banyan Networks for Partitioning Multiprocessor Systems* 117
RODNEY GOKE AND G.J. LIPOVSKI

ISCA 2 (1975):

- 2 *A Preliminary Architecture for a Basic Data Flow Processor* 125
JACK B. DENNIS AND DAVID P. MISUNAS

ISCA 3 (1976):

- 3 *Improving the Throughput of a Pipeline by Insertion of Delays* 132
JANAK H. PATEL AND EDWARD S. DAVIDSON
- 4 *Computer Structures: What Have We Learned from the PDP-11?* 138
GORDON BELL AND WILLIAM D. STRECKER

ISCA 4 (1977):

- 5 *An Instruction Timing Model of CPU Performance* 152
BERNARD L. PEUTO AND LEONARD J. SHUSTEK

ISCA 7 (1980):

- 6 *Retrospective on High-Level Language Computer Architecture* 166
DAVID R. DITZEL AND DAVID A. PATTERSON
- 7 *Architecture of a Massively Parallel Processor* 174
KENNETH E. BATCHER
- 8 *A Processor for a High-Performance Personal Computer* 180
BUTLER W. LAMPSON AND KENNETH A. PIER

ISCA 8 (1981):

9	<i>Lockup-Free Instruction Fetch/Prefetch Cache Organization</i>	195
	DAVID KROFT	
10	<i>A Study of Branch Prediction Strategies</i>	202
	JAMES E. SMITH	
11	<i>RISC I: A Reduced Instruction Set VLSI Computer</i>	216
	DAVID A. PATTERSON AND CARLO H. SÉQUIN	

ISCA 9 (1982):

12	<i>Decoupled Access/Execute Computer Architecture</i>	231
	JAMES E. SMITH	
13	<i>The NYU Ultracomputer — Designing a MIMD, Shared-Memory Parallel Machine</i>	239
	ALLAN GOTTLIEB, RALPH GRISHAM, CLYDE P. KRUSKAL, KEVIN P. McAULIFFE, LARRY RUDOLPH AND MARC SNIR	

ISCA 10 (1983):

14	<i>Using Cache Memory to Reduce Processor-Memory Traffic</i>	255
	JAMES R. GOODMAN	
15	<i>Very Long Instruction Word Architectures and the ELI-512</i>	263
	JOSEPH A. FISHER	

ISCA 11 (1984):

16	<i>A Characterization of Processor Performance in the VAX-11/780</i>	274
	JOEL S. EMER AND DOUGLAS W. CLARK	
17	<i>A Low-Overhead Coherence Solution for Multiprocessors with Private Cache Memories</i>	284
	MARK S. PAPAMARCOS AND JANAK H. PATEL	

ISCA 12 (1985):

- 18 *Implementation of Precise Interrupts in Pipelined Processors* 291
JAMES E. SMITH AND ANDREW R. PLESZKUN

ISCA 13 (1986):

- 19 *HPSm, a High Performance Restricted Data Flow Architecture Having Minimal Functionality* 300
WEN-MEI HWU AND YALE N. PATT
- 20 *Warp Architecture and Implementation* 309
MARCO ANNARATONE, EMMANUEL ARNOULD, THOMAS GROSS,
H.T. KUNG, MONICA S. LAM, ONAT MENZILCIOGLU, KEN SAROCKY
AND JON A. WEBB
- 21 *Memory Access Buffering in Multiprocessors* 320
MICHEL DUBOIS, CHRISTOPH SCHEURICH AND FAYÉ BRIGGS

ISCA 14 (1987):

- 22 *Instruction Issue Logic for High-Performance, Interruptable Pipelined Processors* 329
GURINDAR S. SOHI AND SRIRAM VAJAPEYAM
- 23 *Architecture of a Message-Driven Processor* 337
WILLIAM J. DALLY, LINDA CHAO, ANDREW CHIEN, SOHA HASSOUN,
WALDEMAR HORWAT, JON KAPLAN, PAUL SONG, BRIAN TOTTY AND
SCOTT WILLS

ISCA 15 (1988):

- 24 *On the Inclusion Properties for Multi-Level Cache Hierarchies* 345
JEAN-Loup BAER AND WEN-HANN WANG
- 25 *An Evaluation of Directory Schemes for Cache Coherence* 353
ANANT AGARWAL, RICHARD SIMONI, JOHN HENNESSY AND
MARK HOROWITZ

ISCA 17 (1990):

26	<i>Weak Ordering—A New Definition</i>	363
	SARITA V. ADVE AND MARK D. HILL	
27	<i>Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors</i>	376
	KOUSHAR GHARACHORLOO, DANIEL LENOSKI, JAMES LAUDON, PHILLIP GIBBONS, ANOOP GUPTA AND JOHN HENNESSY	
28	<i>Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers</i>	388
	NORMAN P. JOUPPI	
29	<i>Monsoon: An Explicit Token-Store Architecture</i>	398
	GREGORY M. PAPADOPOULOS AND DAVID E. CULLER	

ISCA 18 (1991):

30	<i>IMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors</i>	408
	POHUA P. CHANG, SCOTT A. MAHLKE, WILLIAM Y. CHEN, NANCY J. WARTER AND WEN-MEI W. HWU	

ISCA 19 (1992):

31	<i>The DASH Prototype: Implementation and Performance</i>	418
	DANIEL LENOSKI, JAMES LAUDON, TRUMAN JOE, DAVID NAKAHIRA, LUIS STEVENS, ANOOP GUPTA AND JOHN HENNESSY	
32	<i>Active Messages: A Mechanism for Integrated Communication and Computation</i>	430
	THORSTEN VON EICKEN, DAVID E. CULLER, SETH COPEN GOLDSTEIN AND KLAUS ERIK SCHAUER	
33	<i>The Turn Model for Adaptive Routing</i>	441
	CHRISTOPHER J. GLASS AND LIONEL M. NI	
34	<i>Alternative Implementations of Two-Level Adaptive Branch Prediction</i>	451
	TSE-YU YEH AND YALE N. PATT	

ISCA 20 (1993):

- 35 *The Cedar System and an Initial Performance Study* 462
 D. KUCK, E. DAVIDSON, D. LAWRIE, A. SAMEH, C. -Q. ZHU,
 A. VEIDENBAUM, J. KONICEK, P. YEW, K. GALLIVAN, W. JALBY,
 H. WIJSHOFF, R. BRAMLEY, U. M. YANG, P. EMRATH, D. PADUA,
 R. EIGENMANN, J. HOEFLINGER, G. JAXON, Z. LI, T. MURPHY,
 J. ANDREWS AND S. TURNER

ISCA 21 (1994):

- 36 *Virtual Memory Mapped Network Interface for the SHRIMP Multicomputer* 473
 MATTHIAS A. BLUMRICH, KAI LI, RICHARD ALPERT,
 CEZARY DUBNICKI, EDWARD W. FELTEN AND JONATHAN SANDBERG
- 37 *The Stanford FLASH Multiprocessor* 485
 JEFFREY KUSKIN, DAVID OFELT, MARK HEINRICH, JOHN HEINLEIN,
 RICHARD SIMONI, KOUROSH GHARACHORLOO, JOHN CHAPIN,
 DAVID NAKAHIRA, JOEL BAXTER, MARK HOROWITZ, ANOOP GUPTA,
 MENDEL ROSENBLUM AND JOHN HENNESSY
- 38 *Tempest and Typhoon: User-Level Shared Memory* 497
 STEVEN K. REINHARDT, JAMES R. LARUS AND DAVID A. WOOD

ISCA 22 (1995):

- 39 *The MIT Alewife Machine: Architecture and Performance* 509
 ANANT AGARWAL, RICARDO BIANCHINI, DAVID CHAIKEN,
 KIRK L. JOHNSON, DAVID KRANZ, JOHN KUBIATOWICZ,
 BENG-HONG LIM, KENNETH MACKENZIE AND DONALD YEUNG
- 40 *Multiscalar Processors* 521
 GURINDAR S. SOHI, SCOTT E. BREACH AND T.N. VIJAYKUMAR
- 41 *Simultaneous Multithreading: Maximizing On-Chip Parallelism* 533
 DEAN M. TULLSEN, SUSAN J. EGGERS AND HENRY M. LEVY